Related Experiment Video
Updated: Feb 14, 2026

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
Published on: August 29, 2025
The Optimization of Gate All Around-L-Shaped Bottom Select Transistor in 3D NAND Flash Memory
Xingqi Zou1, Lei Jin1, Dandan Jiang2
1Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China.
Abstract:
In this work, the GAA (Gate All Around) L-Shaped bottom select transistor (BSG) in 3D NAND Flash Memory has been investigated. Different methods are proposed to optimize its performance from viewpoints of process and structure. BSG in 3D NAND is a novel device structure with two connected transistors: one is horizontal MOSFET (regarded as convention MOSFET) and one is vertical MOSFET (regarded as GAA transistor). With implant dose increasing in vertical channel, BSG Vth has much more tighter Vt distribution, which is beneficial for boosting potential improvement and program disturbance suppression. Meanwhile, BSG corner rounding is proposed to improve the characteristic of BSG. Experiment and TCAD simulation data are matches quite well, giving a way to improve cell characteristics distribution and self-boosting potential control in high density 3D NAND array.
Related Concept Videos
Field Effect Transistor
Molecular Shapes
Two regions of electron density in a diatomic...
Bipolar Junction Transistor
Molecular Shape and Polarity
Underflow Gates
Ligand-Gated Ion Channel Receptor: Gating Mechanism

