Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Semiconductors01:22

Semiconductors

1.4K
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
1.4K
Types of Semiconductors01:20

Types of Semiconductors

1.4K
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
1.4K
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

935
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
935
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

564
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
564
Lossless Lines01:23

Lossless Lines

566
In electrical engineering, a lossless transmission line is characterized by a purely imaginary propagation constant and a resistive characteristic impedance. The ABCD parameters, which describe the relationship between the input and output voltages and currents, indicate an equivalent π circuit with an imaginary series impedance and a shunt admittance. This results in a transmission line that, when the product of the phase constant (beta) and the length of the line is less than pi, exhibits...
566
Cell Lines01:16

Cell Lines

10.1K
A cell line is a population of cells grown in vitro that can be subcultured over several generations. Normal cells cease to divide after a certain number of cell divisions, a process known as replicative senescence. This number, called the Hayflick limit, was conceptualized by Leonard Hayflick in 1961 when he observed that fetal cells grown in culture could only divide 40-60 times. This limit is due to the shortening of the telomeres during each round of cell division, preventing cell division...
10.1K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Quantum tunnelling and leakage current across two-dimensional materials.

Nature materials·2026
Same author

Enhanced Zero-Bias Rectification in 1D Metal-Double-Insulator-Graphene Diodes for RF Energy Harvesting.

ACS applied electronic materials·2026
Same author

On-Chip THz-TDS Platform for High-Sensitivity Analysis of Graphene and Thin-Film Conductors.

Nano letters·2026
Same author

Technology Roadmap of Bioinspired Computing Hardware.

ACS nano·2026
Same author

Integrated, ultrafast all-optical polariton transistors with sub-wavelength grating microcavities.

Light, science & applications·2026
Same author

Influence of Temperature on the Reliability of Graphene-Based Ozone Sensors.

Small (Weinheim an der Bergstrasse, Germany)·2026

Related Experiment Video

Updated: Jan 24, 2026

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.4K

Integrating graphene into semiconductor fabrication lines

Daniel Neumaier1, Stephan Pindl2, Max C Lemme3,4

  • 1AMO GmbH, Aachen, Germany. neumaier@amo.de.

Nature Materials
|May 23, 2019
PubMed
Summary

No abstract available in PubMed .

More Related Videos

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

16.2K
Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.1K

Related Experiment Videos

Last Updated: Jan 24, 2026

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.4K
Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

16.2K
Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.1K