Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.4K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.4K
Switching of BJT01:22

Switching of BJT

734
Switching behavior in Bipolar Junction Transistors (BJTs) is a fundamental aspect utilized in various electronic circuits, particularly for digital logic applications like switches and amplifiers. In a typical switching circuit, a BJT alternates between cut-off and saturation modes, corresponding to the "off" and "on" states, respectively, thus behaving like an ideal switch.
Cut-off Mode ("Off" State): In this state, both the emitter-base and collector-base junctions are...
734
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

733
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
733
Design Example: Frog Muscle Response01:14

Design Example: Frog Muscle Response

537
A student is tasked to work on an intriguing experiment involving an RL (Resistor-Inductor) circuit to study the muscle response of a frog's leg to electrical stimulation. The RL circuit plays a crucial role in this experiment, providing the means to control and measure the electrical impulses that trigger muscle contraction.
When the switch connecting the RL circuit is closed, a brief muscle contraction is observed. This is because, at a steady state, the inductor acts like a short...
537
Biasing of FET01:22

Biasing of FET

641
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
641
MOSFET01:16

MOSFET

1.1K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.1K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Mixed-mode in-memory computing: towards high-performance logic processing in a memristive crossbar array.

Communications engineering·2025
Same author

Neuromorphic Hebbian learning with magnetic tunnel junction synapses.

Communications engineering·2025
Same author

Pr<sub>1-<i>x</i></sub>Ca<sub><i>x</i></sub>MnO<sub>3</sub>-Based Memristive Heterostructures: Basic Mechanisms and Applications.

Chemical reviews·2025
Same author

Revealing the Intrinsic Oxygen Evolution Reaction Activity of Perovskite Oxides across Conductivity Ranges Using Thin Film Model Systems.

ACS applied materials & interfaces·2025
Same author

Cross-Point Ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Capacitors for Remanent Polarization-Driven In-Memory Computing.

Nano letters·2025
Same author

Memristive ternary Łukasiewicz logic based on reading-based ratioed resistive states (3R).

Philosophical transactions. Series A, Mathematical, physical, and engineering sciences·2025
Same journal

Turbulent flow in a vortex separator with a directed pipe inlet.

Scientific reports·2026
Same journal

Systematic characteristic evaluation of clay-based cementitious material derived from calcium carbide residue and waste tile powder.

Scientific reports·2026
Same journal

Retraction Note: Improvement of a rapid diagnostic application of monoclonal antibodies against avian influenza H7 subtype virus using Europium nanoparticles.

Scientific reports·2026
Same journal

Applying large language models to spam detection in the Kazakh low-resource language setting.

Scientific reports·2026
Same journal

An open-source 3D printing system enabling in-situ freeze-thaw processing of hydrogels.

Scientific reports·2026
Same journal

An enhanced EfficientNet framework for automated waste classification using cosine annealing and label smoothing.

Scientific reports·2026
See all related articles

Related Experiment Video

Updated: Jan 6, 2026

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

9.2K

Stateful Three-Input Logic with Memristive Switches.

A Siemon1,2, R Drabinski1,2, M J Schultis3

  • 1Institut für Werkstoffe der Elektrotechnik II (IWE II), RWTH Aachen University, Sommerfeldstr. 24, 52074, Aachen, Germany.

Scientific Reports
|October 12, 2019
PubMed
Summary
This summary is machine-generated.

This study introduces a novel multi-input memristive switch logic gate for efficient beyond-CMOS computing. The proposed ORNOR gate enables single-step complex logic functions, enhancing memristive computing architectures.

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

8.3K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K

Related Experiment Videos

Last Updated: Jan 6, 2026

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

9.2K
Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

8.3K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K

Area of Science:

  • Materials Science
  • Computer Engineering
  • Electrical Engineering

Background:

  • Memristive switches offer combined storage and computation capabilities, making them promising for next-generation computing beyond CMOS technology.
  • Current memristive architectures face challenges in efficiency and complexity for advanced computational tasks.

Purpose of the Study:

  • To propose a multi-input memristive switch logic gate for enhanced computational capabilities.
  • To introduce a novel computing system architecture and clocking scheme optimized for memristive switching.
  • To demonstrate the feasibility of integrating these components for complex operations like a 64-bit full adder.

Main Methods:

  • Development of a multi-input memristive switch logic gate capable of performing the OR (Y NOR Z) function in a single step.
  • Design of a synchronized system architecture with interconnected computational function blocks.
  • Utilizing a physics-based model for simulating the ORNOR gate and a full adder circuit integrated into the proposed architecture.

Main Results:

  • Successful single-step execution of the X OR (Y NOR Z) logic function using three memristive switches.
  • Demonstration of a functional full adder using the proposed ORNOR gate within the novel system architecture.
  • Simulation results validating the performance of a 64-bit full adder implemented in the memristive computing system.

Conclusions:

  • The proposed multi-input memristive switch logic and system architecture significantly enhance the efficiency and capability of memristive-based computing.
  • This advancement paves the way for more powerful and integrated beyond-CMOS computing solutions.
  • The demonstrated 64-bit full adder highlights the practical potential of memristive devices in complex computational systems.