Vertical Leakage in GaN-on-Si Stacks Investigated by a Buffer Decomposition Experiment
Alaleh Tajalli1, Matteo Borga1, Matteo Meneghini1
1Department of Information Engineering, University of Padova, 35151 Padova, Italy.
Micromachines
|January 23, 2020
Summary
This study clarifies buffer layer contributions to vertical leakage and breakdown in Gallium Nitride-on-Silicon (GaN-on-Si) structures. Carbon-doped GaN significantly enhances breakdown voltage by enabling positive charge trapping.
Area of Science:
- Materials Science
- Semiconductor Physics
- Electrical Engineering
Background:
- Vertical leakage and breakdown are critical limitations in Gallium Nitride-on-Silicon (GaN-on-Si) power devices.
- Understanding the role of individual buffer layers is essential for optimizing device performance and reliability.
Purpose of the Study:
- To investigate the origin of vertical leakage and breakdown mechanisms in GaN-on-Si epitaxial structures.
- To elucidate the specific contributions of the nucleation layer (AlN), AlGaN buffer, and C-doped GaN (C:GaN) to device performance.
Main Methods:
- Sequential growth of three distinct GaN-on-Si structures: AlN/Si, AlGaN/AlN/Si, and C:GaN/AlGaN/AlN/Si.
- Analysis of vertical current-voltage (I-V) characteristics and breakdown fields.
- Investigation of charge trapping phenomena within the buffer layers.
Main Results:
- The AlN layer on silicon exhibits a low breakdown field (3.25 MV/cm) due to defects, with negative charge trapping observed.
- Incorporating AlGaN reduces defect density and leakage uniformity.
- The C:GaN/AlGaN/AlN/Si structure achieves a breakdown voltage exceeding 800 V.
- Positive charge trapping at the GaN/AlGaN interface in the C:GaN layer was identified as a key factor for improved breakdown.
Conclusions:
- Each buffer layer plays a distinct role in determining vertical leakage and breakdown characteristics.
- Defects in the AlN layer are primary leakage paths.
- Carbon-doped GaN is crucial for achieving high breakdown voltages through controlled positive charge storage.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
495
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
495
Biasing of P-N Junction
1.6K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.6K
Biasing of FET
625
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
625
Metal-Semiconductor Junctions
818
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
818


