Related Experiment Video
Updated: Dec 28, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
Published on: April 8, 2018
Gate-Coupling-Enabled Robust Hysteresis for Nonvolatile Memory and Programmable Rectifier in Van der Waals
Wenhao Huang1,2, Feng Wang1, Lei Yin1,2
1CAS Center for Excellence in Nanoscience, CAS Key Laboratory of Nanosystem and Hierarchical Fabrication, National Center for Nanoscience and Technology, Beijing, 100190, China.
This study introduces high-quality, atomically thin ferroelectric field-effect transistors (FeFETs) using 2D van der Waals heterostructures. These devices show exceptional performance as nonvolatile memory and programmable rectifiers.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Ferroelectric field-effect transistors (FeFETs) typically face challenges with interface quality.
- Two-dimensional (2D) layered ferroelectric materials offer potential for high-quality, thin FeFETs via van der Waals heterostructures (vdWHs).
Purpose of the Study:
- To construct and characterize dual-gated 2D ferroelectric vdWHs for advanced electronic applications.
- To investigate the role of hexagonal boron nitride (h-BN) and dual-gating in stabilizing ferroelectric CuInP2S6 (CIPS).
Main Methods:
- Fabrication of dual-gated vdWHs using MoS2, h-BN, and CIPS.
- Electrical characterization of the vdWHs as nonvolatile memory and programmable rectifiers.
Main Results:
- The device demonstrated record performance as nonvolatile memory: large memory window, high on/off ratio (10^7), ultralow programming current (10^-13 A), and excellent endurance.
- As a programmable rectifier, the device exhibited gate-tunable behavior and a large rectification ratio (3 × 10^5) with stable retention.
Conclusions:
- The integration of h-BN and dual-gating effectively stabilizes and polarizes ferroelectric CIPS.
- These engineered ferroelectric vdWHs show significant promise for developing next-generation multifunctional electronic devices.
More Related Videos
09:49In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
11:44Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...