Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.3K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.3K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Design principles for π-conjugated hydrogel semiconductors.

Nature materials·2026
Same author

Ion-Specific Network Reconfiguration in Gelatin Hydrogels Enables Self-Powered Photodetection and Neuromorphic Perception.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Intimate encapsulation of non-planar electrodes via a viscoplastic interlayer.

National science review·2026
Same author

A20 as a novel immunoregulatory target for neuroinflammation.

Drug discovery today·2026
Same author

Earthworm-Inspired Self-Powered Multistimuli Neuromorphic Vision Skin with Homogeneous Ion Heterogel Arrays.

ACS applied materials & interfaces·2026
Same author

A Biomimetic Self-Adaptive Neurovision Eye With an Integrated Gel Iris and Retinamorphic Architecture.

Small (Weinheim an der Bergstrasse, Germany)·2026

Related Experiment Video

Updated: Dec 1, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

12.3K

Solution-Processable 2D Polymer/Graphene Oxide Heterostructure for Intrinsic Low-Current Memory Device.

Xiaojing Wang1, Yuhang Yin1, Mengya Song1

  • 1Key Laboratory of Flexible Electronics (KLOFE) & Institute of Advanced Materials (IAM), Nanjing Tech University (NanjingTech), 30 South Puzhu Road, Nanjing 211816, China.

ACS Applied Materials & Interfaces
|November 9, 2020
PubMed
Summary

Researchers developed a new low-current resistive memory device using 2D hybrid heterostructures. This innovation significantly reduces power consumption for efficient data storage applications.

Keywords:
conjugated microporous polymergraphene oxidelow-current memorysolution processtwo-dimensional heterostructure

More Related Videos

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
04:57

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials

Published on: July 18, 2025

746
Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.2K

Related Experiment Videos

Last Updated: Dec 1, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

12.3K
Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
04:57

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials

Published on: July 18, 2025

746
Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.2K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Electronics

Background:

  • Minimizing power consumption in resistive memory devices is crucial for energy efficiency.
  • Two-dimensional (2D) materials offer unique properties for advanced electronic applications.

Purpose of the Study:

  • To develop an intrinsic low-current resistive memory device.
  • To utilize 2D hybrid heterostructures for enhanced memory performance.

Main Methods:

  • Fabrication of a device using partly reduced graphene oxide (p-rGO) and conjugated microporous polymer (CMP) heterostructures.
  • Integration of p-rGO/CMP within highly reduced graphene oxide (h-rGO) and aluminum electrodes.
  • Characterization of memory behavior, operating current, power consumption, on/off ratio, and retention time.

Main Results:

  • Demonstrated rewritable and nonvolatile memory behavior.
  • Achieved an ultralow operating current of approximately 1 μA and power consumption of 2.9 μW.
  • Exhibited an on/off current ratio exceeding 10^3 and a retention time of up to 8 × 10^3 s.
  • Observed power consumption approximately 10 times lower than previous graphene oxide-based memories.

Conclusions:

  • The developed p-rGO/CMP heterostructure enables intrinsic low-power resistive memory.
  • The bilayer architecture is a promising strategy for constructing efficient, low-power memory devices.
  • Solution-processing, large-scale fabrication, and patterning capabilities are key advantages.