Related Experiment Video
Updated: Nov 10, 2025

11:25
In Situ Neutron Powder Diffraction Using Custom-made Lithium-ion Batteries
Published on: November 10, 2014
16.0K
Size-Controlled Polarization Retention and Wall Current in Lithium Niobate Single-Crystal Memories
Xiaobing Hu1, Xu Hou2, Yan Zhang1
1Stare Key Laboratory of ASIC & System, School of Microelectronics, Fudan University, Shanghai 200433, China.
ACS Applied Materials & Interfaces
|April 1, 2021
Summary
Highly conductive domain walls in ferroelectric LiNbO3 thin films are key for reliable ferroelectric domain wall random access memory (DWRAM). This study reveals size-dependent performance crucial for nanoscale memory integration.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Ferroelectric domain walls in LiNbO3 (LNO) thin films offer high conductivity for ferroelectric domain wall random access memory (DWRAM).
- Downscaling memory cells to the nanoscale raises concerns about polarization retention and electrical performance.
Purpose of the Study:
- To investigate the size-dependent electrical performance of LNO thin film memory cells.
- To understand the critical size for optimal polarization retention and readout currents in nanoscale DWRAM.
Main Methods:
- Fabrication of lateral mesa-like cells on X-cut LNO thin films bonded to SiO2/Si wafers.
- Electrical characterization using current-voltage measurements.
- In-plane piezoresponse force microscopy (PFM) imaging.
- One-dimensional thermodynamic calculations and phase-field simulations.
Main Results:
- A critical cell size (l0) of 105 nm was identified, below which domain wall current is enhanced.
- Cells larger than l0 exhibited poor polarization retention in inner areas due to lower coercive fields (Ec = 150 kV/cm).
- Outer periphery domains (70 nm) showed good retention but required higher Ec (785 kV/cm), attributed to phase reconstruction from released strain.
Conclusions:
- Nanoscale LNO memory cells exhibit size-dependent electrical properties critical for DWRAM performance.
- Optimizing cell size below l0 enhances readout currents and improves retention, enabling higher storage densities.
- Understanding strain-induced phase reconstruction is vital for designing reliable nanoscale ferroelectric memory devices.
Related Concept Videos
MOS Capacitor
1.2K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.2K
Dielectric Polarization in a Capacitor
5.4K
The presence of a dielectric medium in a capacitor not only changes the voltage and capacitance but also affects the electric field. In general, dielectrics can be of two types: polar and nonpolar. In a polar dielectric, the positive and negative charges in the molecules are separated by a distance and hence have a permanent dipole moment. In contrast, no such charge separation exists in a nonpolar dielectric, however the nonpolar molecules get polarized in the presence of an external electric...
5.4K
Biasing of P-N Junction
1.3K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.3K

