Related Experiment Video
Updated: Nov 10, 2025

In Situ Neutron Powder Diffraction Using Custom-made Lithium-ion Batteries
Published on: November 10, 2014
Size-Controlled Polarization Retention and Wall Current in Lithium Niobate Single-Crystal Memories
Xiaobing Hu1, Xu Hou2, Yan Zhang1
1Stare Key Laboratory of ASIC & System, School of Microelectronics, Fudan University, Shanghai 200433, China.
Abstract:
Highly conductive domain walls in insulating ferroelectric LiNbO3 (LNO) single-crystal thin films with atomic smoothness are attractive for use in high-density integration of the ferroelectric domain wall random access memory (DWRAM) because of their excellent reliability and high read currents. However, downscaling of the memory size to the nanoscale could cause poor polarization retention. Understanding the size-dependent electrical performance of a memory cell is therefore crucial. In this work, highly insulating X-cut LNO thin films were bonded to SiO2/Si wafers and lateral mesa-like cells were fabricated on the film surfaces, where contact occurred with two-sided electrodes along the polar z-axis. Under application of an in-plane electric field above a coercive field (Ec), the domain within each memory cell was switched to be antiparallel to the unswitched referencing domain at the bottom; this resulted in the formation of a conducting domain wall, which enables the nondestructive readout strategy of the DWRAM. The cell, which has a lateral length (l) above a critical size (l0) of 105 nm, is found to be a mixture of two phases across the cell area. The inner area of the cell suffers from poor polarization retention because Ec = 150 kV/cm, as demonstrated by in-plane piezoresponse force microscopy imaging. In comparison, the outer periphery domains, which have lengths of 70 nm (∼l0/2), show good retention but require a much higher Ec of 785 kV/cm. The relevant physics is discussed as phase reconstruction occurs after release of the in-plane compressive strain near the outer regions; the results show good agreement with those of one-dimensional thermodynamic calculations and phase-field simulations. The measured current-voltage curves demonstrated a sudden enhancement of the wall current across the cell when l < l0, thus implying higher readout wall currents and better retention for the DWRAM at higher storage densities.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Dielectric Polarization in a Capacitor
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...

