Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Block Diagram Reduction01:22

Block Diagram Reduction

376
The process of deriving the transfer function of a control system often involves reducing its block diagram to a single block. This simplification can be achieved through a series of strategic operations, including relocating branch points and comparators. These operations preserve the overall function of the system while allowing for easier manipulation and combination of blocks.
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
376
Norton Equivalent Circuits01:16

Norton Equivalent Circuits

581
Norton's theorem is a fundamental concept in the field of electrical engineering that allows for the simplification of complex AC circuits. The theorem states that any two-terminal linear network can be replaced with an equivalent circuit that consists of an impedance, which is parallel with a constant current source. Figure 1 shows the AC circuit portioned into two parts: Circuit A and Circuit B, while Figure 2 depicts the circuit obtained by replacing Circuit A by its Norton equivalent...
581
Network Function of a Circuit01:25

Network Function of a Circuit

457
Frequency response analysis in electrical circuits provides vital insights into a circuit's behavior as the frequency of the input signal changes. The transfer function, a mathematical tool, is instrumental in understanding this behavior. It defines the relationship between phasor output and input and comes in four types: voltage gain, current gain, transfer impedance, and transfer admittance. The critical components of the transfer function are the poles and zeros.
457
Clamper Circuit01:14

Clamper Circuit

731
A clamper circuit, also known as a DC restorer, represents a specialized variant of the rectifier circuit, notable for its method of taking the output across the diode rather than the capacitor. This configuration lends to several distinctive applications, particularly in handling square wave inputs.
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...
731
Biasing of FET01:22

Biasing of FET

443
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
443
Basic Discrete Time Signals01:16

Basic Discrete Time Signals

460
The unit step sequence is defined as 1 for zero and positive values of the integer n. This sequence can be graphically displayed using a set of eight sample points, showing a step function starting from n=0 and remaining constant thereafter.
The unit impulse or sample sequence is mathematically expressed as zero for all n values except at n=0, where it is one. The unit impulse sequence, denoted by δ(n), is the first difference of the unit step sequence, while the unit step sequence u(n) is the...
460

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

POLE mutations in endometrial carcinoma from a tertiary cancer care centre in eastern India.

The Indian journal of medical research·2026
Same author

Clinical and Radiological Evaluation of Enophthalmos and Orbital Volume Changes in Zygomaticomaxillary Complex Fractures: Prospective Study in a Tertiary Care Centre.

Journal of maxillofacial and oral surgery·2026
Same author

Selective Functionalization of 1-substituted-3-arylquinoxalin-2(1<i>H</i>)-ones <i>via</i> C-H activation.

RSC advances·2026
Same author

Digital and Financial Literacy for Uplifting Women and Achieving Sustainable Development Goals.

F1000Research·2026
Same author

Interference-aware frequency-agile onboard processor using fine-grained multilevel analysis-synthesis filter-bank channelization.

Scientific reports·2026
Same author

Explainable machine learning framework for the molecular classification of triple negative breast cancer.

Computer methods and programs in biomedicine·2026
Same journal

DARUMA: a gateway to fast and easy prediction of intrinsically disordered regions.

PeerJ. Computer science·2026
Same journal

Alzheimer's disease detection using a quantum deep neural network with Haralick feature extraction and simulated annealing optimization.

PeerJ. Computer science·2026
Same journal

Network anomaly detection using Deep Autoencoder and parallel Artificial Bee Colony algorithm-trained neural network.

PeerJ. Computer science·2026
Same journal

An anomaly detection model for multivariate time series with anomaly perception.

PeerJ. Computer science·2026
Same journal

Retraction: A wormhole attack detection method for tactical wireless sensor networks.

PeerJ. Computer science·2026
Same journal

Evaluation of mental disorder with prioritization of its type by utilizing the bipolar complex fuzzy decision-making approach based on Schweizer-Sklar prioritized aggregation operators.

PeerJ. Computer science·2026
See all related articles

Related Experiment Video

Updated: Nov 10, 2025

Viral Tracing of Genetically Defined Neural Circuitry
13:06

Viral Tracing of Genetically Defined Neural Circuitry

Published on: October 17, 2012

18.8K

A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study.

Varsha Kakkara1, Karthi Balasubramanian1, B Yamuna1

  • 1Department of Electronics and Communication Engineering, Amrita School of Engineering, Amrita Vishwa Vidyapeetham, Coimbatore, Tamil Nadu, India.

Peerj. Computer Science
|April 5, 2021
PubMed
Summary
This summary is machine-generated.

Hardware Trojans in integrated circuits can be stealthy, causing minimal changes in hardware but significantly degrading performance. This study shows hardware Trojans in Viterbi decoders drastically increase bit error rates, impacting communication systems.

Keywords:
Bit error rateCoded communication systemHardware TrojanViterbi decoder

More Related Videos

Design and Analysis for Fall Detection System Simplification
08:05

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

11.0K
Closed-loop Neuro-robotic Experiments to Test Computational Properties of Neuronal Networks
11:18

Closed-loop Neuro-robotic Experiments to Test Computational Properties of Neuronal Networks

Published on: March 2, 2015

10.5K

Related Experiment Videos

Last Updated: Nov 10, 2025

Viral Tracing of Genetically Defined Neural Circuitry
13:06

Viral Tracing of Genetically Defined Neural Circuitry

Published on: October 17, 2012

18.8K
Design and Analysis for Fall Detection System Simplification
08:05

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

11.0K
Closed-loop Neuro-robotic Experiments to Test Computational Properties of Neuronal Networks
11:18

Closed-loop Neuro-robotic Experiments to Test Computational Properties of Neuronal Networks

Published on: March 2, 2015

10.5K

Area of Science:

  • Electrical Engineering
  • Computer Engineering
  • Cybersecurity

Background:

  • Integrated circuits are susceptible to hardware Trojan attacks during design and fabrication.
  • Hardware Trojans can compromise the security and reliability of electronic systems.
  • Viterbi decoders are critical components in coded communication systems.

Purpose of the Study:

  • To investigate the impact of hardware Trojans on a Viterbi decoder.
  • To propose hardware Trojan models and an FPGA implementation for analysis.
  • To evaluate the stealthiness and performance degradation caused by hardware Trojans.

Main Methods:

  • Designed a Viterbi decoder and integrated hardware Trojan models.
  • Implemented the decoder and Trojan circuits on an FPGA.
  • Monitored system performance using a PC via a universal asynchronous receiver transmitter interface.
  • Analyzed changes in Look-Up Tables (LUTs) and power dissipation.

Main Results:

  • Hardware Trojan insertion caused negligible changes in LUTs (0.5%) and power dissipation (3%).
  • Despite minimal hardware alterations, a significant increase in Bit Error Rate (BER) was observed.
  • The Viterbi decoder's BER performance degraded substantially in the presence of Trojans, even when activated briefly.

Conclusions:

  • Hardware Trojans can be surreptitious, evading detection through standard hardware parameter monitoring.
  • The presence of hardware Trojans severely impacts the error correction capabilities of communication systems.
  • Robust detection mechanisms beyond traditional hardware analysis are needed to identify such threats.