Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: Oct 26, 2025

Development of a 3D Graphene Electrode Dielectrophoretic Device
11:15

Development of a 3D Graphene Electrode Dielectrophoretic Device

Published on: June 22, 2014

12.2K

A Simplified Method for Patterning Graphene on Dielectric Layers.

Håkon I Røst1, Benjamen P Reed2, Frode S Strand1

  • 1Center for Quantum Spintronics, Department of Physics, Norwegian University of Science and Technology (NTNU), NO-7491 Trondheim, Norway.

ACS Applied Materials & Interfaces
|July 30, 2021
PubMed
Summary

Related Concept Videos

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Machine Learning Optimization of Laser Ablation in Liquid for the Green and Low-Cost Synthesis of Clean Gold Nanoparticles.

Journal of the American Chemical Society·2026
Same author

Spin Texture Control and Magnetic Gap Engineering in a Ferromagnetic Insulator-Topological Insulator Sandwiched Heterostructure.

ACS applied materials & interfaces·2026
Same author

Industrial-Scale Seawater Splitting at Engineered Interface of Boron-Doped Cobalt Sulfide/Metal-Organic Framework Nanosheets Heterostructure.

Small science·2026
Same author

Self-assembly of lipid corona on biocompatible gold nanoparticle suprastructures with plasmonic and theranostic functions.

Journal of colloid and interface science·2026
Same author

Taming the Immiscibility of Gold, Iron, and Boron to Craft Chemodegradable Nanoparticles for Multimodal Imaging and Radiotherapy.

Advanced healthcare materials·2026
Same author

Phosphate-Mediated Cl<sup>-</sup> Repulsion and B<sub>2</sub>O<sub>3</sub>-Assisted Hydroxylation Synergize Ionic Interface Stability in Seawater Splitting.

ACS applied materials & interfaces·2026
Same journal

Tuning Piezoelectricity and Pyroelectricity in Poly(vinylidene fluoride) through Ionic Liquid Anion-Size Directed Polymorph and Interface Engineering.

ACS applied materials & interfaces·2026
Same journal

Adsorption-Induced Ferroelectric Symmetry Breaking in Two-Dimensional CuInP<sub>2</sub>S<sub>6</sub>.

ACS applied materials & interfaces·2026
Same journal

Nanocomplexes Integrated into a Polymeric Bilayer Film Enhance Buccal Permeation of a GLP-1 Peptide Analogue.

ACS applied materials & interfaces·2026
Same journal

Correction to "Multienzyme Active Nanozyme for Efficient Sepsis Therapy through Modulating Immune and Inflammation Inhibition".

ACS applied materials & interfaces·2026
Same journal

A Programmable Perfusion Platform with Temperature Monitoring Achieves Multiscale Cryopreservation.

ACS applied materials & interfaces·2026
Same journal

Oral Delivery of Mesenchymal Stem Cell-Derived Extracellular Vesicles To Treat Intestinal Inflammation.

ACS applied materials & interfaces·2026
See all related articles
This summary is machine-generated.

Researchers developed a new method for creating patterned graphene structures on a dielectric layer. This technique avoids transfer processes and contamination, enabling tunable graphene thickness for microelectronics.

Area of Science:

  • Materials Science
  • Nanotechnology
  • Solid State Physics

Background:

  • Large-scale formation of patterned graphene structures is crucial for microelectronics.
  • Current methods involve transferring graphene, leading to contamination and limitations.
  • Quasi-freestanding graphene on dielectrics is desired for advanced applications.

Purpose of the Study:

  • To develop a method for fabricating patterned, quasi-freestanding few-layer graphene structures.
  • To achieve graphene formation directly on an interfacial dielectric layer.
  • To enable tunable dielectric support thickness for integrated graphene devices.

Main Methods:

  • Graphene structures formed at moderate temperatures (600-700 °C).
  • Utilized an interfacial dielectric formed by oxidizing Si layers at the graphene/substrate interface.
Keywords:
LEEMNEXAFSPEEMelectrical decouplinggraphenepatterned growthphotoelectron spectroscopy

More Related Videos

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.1K
Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

8.9K

Related Experiment Videos

Last Updated: Oct 26, 2025

Development of a 3D Graphene Electrode Dielectrophoretic Device
11:15

Development of a 3D Graphene Electrode Dielectrophoretic Device

Published on: June 22, 2014

12.2K
Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding
14:52

Fabrication of Three-Dimensional Graphene-Based Polyhedrons via Origami-Like Self-Folding

Published on: September 23, 2018

9.1K
Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

8.9K
  • Employed Si intercalation of graphene prior to oxidation to tailor dielectric thickness.

    • Main Results:

    • Achieved μm scale, few-layer graphene structures.
    • Demonstrated direct growth on an interfacial dielectric, avoiding transfer steps.
    • Successfully tuned the dielectric support thickness via Si intercalation and oxidation.
    • Produced quasi-freestanding, patterned graphene on silicon dioxide (SiO2).

    Conclusions:

    • Developed a novel pathway for fabricating tunable, quasi-freestanding graphene on dielectric.
    • This method overcomes limitations of transfer processes and contamination.
    • Facilitates the integration of graphene into microelectronic devices.