Related Experiment Video
Updated: Oct 22, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Induced Complementary Resistive Switching in Forming-Free TiO/TiO2/TiO Memristors
Saurabh Srivastava1,2, Joseph Palathinkal Thomas1, Xiaoyi Guan1
1WATLab and Department of Chemistry, University of Waterloo, 200 University Avenue West, Waterloo, Ontario N2L 3G1, Canada.
This study introduces a novel heterojunction design for memristor arrays, effectively suppressing sneak currents. The new double-junction architecture enhances memory integration by preventing half-selected cells and improving data reliability.
Area of Science:
- Materials Science
- Nanotechnology
- Electrical Engineering
Background:
- Sneak current paths pose a significant challenge in high-density cross-bar memristor arrays.
- Existing single-layer structures struggle with undesired half-selected cells, leading to incorrect readouts.
Purpose of the Study:
- To develop a new heterojunction design for oxide multilayer stacking to manipulate oxidation states.
- To transform bipolar resistive switching (BRS) to complementary resistive switching (CRS) in memristor arrays.
- To overcome sneak path constraints in high-density memory integration.
Main Methods:
- Fabrication of a Pt/TiO/TiO2/TiO/Pt double-junction memristor device architecture.
- Manipulation of oxygen vacancy content in oxide layers to control oxidation states.
- Characterization of resistive switching behavior and analysis of sneak current suppression.
Main Results:
- The double-junction architecture exhibits complementary resistive switching (CRS), unlike the single-layer BRS.
- The device maintains a high-resistance state below the SET voltage, effectively eliminating sneak path issues.
- Demonstrated high-quality switching performance with excellent endurance and current retention.
Conclusions:
- The proposed heterojunction design successfully mitigates sneak current problems in memristor arrays.
- This architecture offers a viable solution for reliable high-density memory integration.
- The simplified switching model accurately describes the observed performance characteristics.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...

