Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

363
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
363
Biasing of P-N Junction01:16

Biasing of P-N Junction

1.1K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.1K
Biasing of FET01:22

Biasing of FET

391
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
391
MOS Capacitor01:25

MOS Capacitor

1.1K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.1K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

525
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
525
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

514
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
514

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Exploring the relationship between psychological interventions and glycemic stability in youth with type 2 diabetes mellitus using machine learning methods.

Annals of pediatric endocrinology & metabolism·2026
Same author

Systemic AAV-h<i>GCDH</i> Gene Therapy Alleviates Glutaric Acid Accumulation and Attenuates Chronic Brain Vacuolation in a Novel Mouse Model of Glutaric Aciduria Type I.

International journal of molecular sciences·2026
Same author

Growth Hormone Treatment Response and Machine Learning-Based Prediction in Idiopathic GHD and ISS: Analysis of the Korean LG Growth Study.

Clinical endocrinology·2026
Same author

A Muribaculaceae-enriched microbiota exacerbates TLR4-dependent Acinetobacter baumannii-induced hyperinflammatory sepsis.

Nature communications·2026
Same author

Early prediction of transient versus permanent congenital hypothyroidism: a retrospective cohort study.

Annals of pediatric endocrinology & metabolism·2026
Same author

Familial Occurrence of Type 1 Diabetes Mellitus in Korean Children and Adolescents: A Multicenter Study.

Diabetes & metabolism journal·2026

Related Experiment Video

Updated: Oct 16, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

15.0K

Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM.

Yejin Ha1,2, Hyungsoon Shin1,2, Wookyung Sun3

  • 1Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul 03760, Korea.

Micromachines
|October 23, 2021
PubMed
Summary

A novel capacitorless one-transistor dynamic random-access memory (1T-DRAM) device offers a solution to scaling issues. Optimizing circuit configuration, particularly with a source line, significantly improves memory performance and sensing margin.

Keywords:
1T-DRAMarraycapacitorless one-transistor dynamic random-access memorycircuitmemorypolysilicon

More Related Videos

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.4K
Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

10.5K

Related Experiment Videos

Last Updated: Oct 16, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

15.0K
Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.4K
Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

10.5K

Area of Science:

  • Semiconductor device physics
  • Integrated circuit design
  • Memory technology

Background:

  • Conventional one-transistor one-capacitor (1T-1C) DRAM faces scaling limitations.
  • Capacitorless one-transistor (1T) DRAM is proposed as an alternative.
  • Understanding circuit-level operation is crucial for 1T-DRAM implementation.

Purpose of the Study:

  • To investigate the circuit-level operation of 1T-DRAM.
  • To analyze memory performance based on device location and circuit configuration.
  • To optimize 1T-DRAM for improved sensing margin and memory functionality.

Main Methods:

  • Simulated memory performance of 1T-DRAM within an array circuit.
  • Analyzed device disturbances due to varying voltages during operation.
  • Evaluated the impact of circuit configuration, including source line (SL) presence.
  • Determined optimal bias conditions for minimizing disturbance and maximizing sensing margin.

Main Results:

  • Device location and circuit configuration significantly impact 1T-DRAM performance.
  • Voltage variations during operation lead to various disturbances.
  • A source line (SL) structure enhances memory performance.
  • Differentiated bias conditions based on write data improve sensing margin.

Conclusions:

  • The proposed source line (SL) structure can improve the sensing margin of 1T-DRAM.
  • Optimized bias conditions and circuit design are key to realizing 1T-DRAM as a viable memory device.
  • This research addresses critical aspects for the practical application of capacitorless DRAM technology.