Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Types of Semiconductors01:20

Types of Semiconductors

986
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
986
Fermi Level Dynamics01:12

Fermi Level Dynamics

369
The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
369
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

359
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
359
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

555
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
555
Fermi Level01:18

Fermi Level

903
The Fermi-Dirac function is represented by an S-shaped curve indicating the probability of an energy state being occupied by an electron at a given temperature. The Fermi level is the energy level at which there is a fifty percent chance of finding an electron, and it is positioned between the lower-energy valence band and the higher-energy conduction band.
At absolute zero temperature, electrons fill all energy states up to the Fermi level, leaving upper states empty. As the temperature rises,...
903

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Direct Triboelectric Programming of a Ferroelectric Synaptic Transistor for Neuromorphic Tactile Perception.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Surface Activation of NiMo Oxyfluoride/Fe-Oxyhydroxide Heterostructures via Defect Engineering for Enhanced Photoelectrochemical Water Oxidation.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Noble metal-TMO-carbon hybrid catalysts for solar-driven antibiotic detoxification in wastewater.

Chemical communications (Cambridge, England)·2026
Same author

Molten-Alloy-Derived Na-Sn Interpenetrating Framework as Ultra-stable Anodes for High-Energy Sodium Metal Batteries.

ACS applied materials & interfaces·2026
Same author

The Advancement of the Electrochromic Supercapacitor Properties of Interface-Engineered Hybrid Polyaniline/Prussian Blue Thin-Film Electrodes.

Polymers·2026
Same author

Self-Powered Flexible Triboelectric-Gated Ion-Gel Transistor for Neuromorphic Tactile Sensing and Human Activity Recognition.

Advanced materials (Deerfield Beach, Fla.)·2026

Related Experiment Video

Updated: Oct 2, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K

Reduced Electron Temperature in Silicon Multi-Quantum-Dot Single-Electron Tunneling Devices.

Youngmin Lee1, So Hyun Lee2, Hyo Seok Son2

  • 1Quantum-Functional Semiconductor Research Center, Dongguk University-Seoul, Seoul 04620, Korea.

Nanomaterials (Basel, Switzerland)
|February 26, 2022
PubMed
Summary

High-performance silicon single-electron transistors (SETs) operate at room temperature using a multiple quantum-dot (MQD) multiple tunnel junction (MTJ) system. This novel device architecture enhances stability and performance for advanced electronics.

Keywords:
Coulomb blockadecharge stabilityeffective electron temperaturequantum dotsingle-electron transistor

More Related Videos

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

9.9K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K

Related Experiment Videos

Last Updated: Oct 2, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K
All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

9.9K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K

Area of Science:

  • Solid State Physics
  • Nanotechnology
  • Quantum Electronics

Background:

  • Single-electron transistors (SETs) are crucial for future electronics but typically require cryogenic temperatures.
  • Achieving room-temperature operation in silicon SETs remains a significant challenge.

Purpose of the Study:

  • To develop high-performance silicon single-electron transistors (SETs) that operate reliably at room temperature.
  • To investigate a novel device architecture for enhanced SET performance.

Main Methods:

  • Fabrication of a volumetrically undulated [110] silicon nanowire using electron-beam lithography, wet etching, and oxidation.
  • Self-formation of a multiple quantum-dot (MQD) multiple tunnel junction (MTJ) system within the engineered nanowire.
  • Characterization of device performance, including Coulomb blockade and negative differential conductance at room temperature.

Main Results:

  • The engineered nanowire architecture created large quantum level spacings and high tunnel barriers.
  • The device design effectively suppressed cotunneling effects and reduced electron temperature.
  • Stable Coulomb blockade and negative differential conductance characteristics were observed at room temperature.

Conclusions:

  • The developed [110] silicon MQD MTJ device scheme demonstrates promising room-temperature operation for SETs.
  • This architecture overcomes key limitations for practical, high-performance silicon SET applications.
  • The findings pave the way for advanced room-temperature nanoscale electronic devices.