Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

602
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
602
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

499
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
499
MOSFET01:16

MOSFET

603
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
603
Biasing of FET01:22

Biasing of FET

377
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
377
Characteristics of MOSFET01:17

Characteristics of MOSFET

515
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
515
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

345
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
345

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Analytical Solution for the Potential Distribution in the Channel of A Graphene Field-Effect Transistor Validated with a Custom-Fabricated Test Platform.

ACS applied electronic materials·2026
Same author

Enhanced Zero-Bias Rectification in 1D Metal-Double-Insulator-Graphene Diodes for RF Energy Harvesting.

ACS applied electronic materials·2026
Same author

Raised or recessed? Finding the optimal gate architecture for improving the static performance of graphene transistors.

Nanoscale advances·2026
Same author

Effect of grain boundaries on metal atom migration and electronic transport in 2D TMD-based resistive switches.

Nanoscale·2025
Same author

Comprehensive analysis and exploratory design of graphene-based subharmonic mixers operating at the gigahertz band.

Discover nano·2025
Same author

Thermionic injection analysis in germanium nanowire Schottky junction FETs by means of 1D and 3D extraction methods.

Nanoscale advances·2025

Related Experiment Video

Updated: Sep 22, 2025

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection
07:51

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection

Published on: February 1, 2022

3.4K

Compact Modeling Technology for the Simulation of Integrated Circuits Based on Graphene Field-Effect Transistors.

Francisco Pasadas1,2, Pedro C Feijoo1, Nikolaos Mavredakis1

  • 1Departament d'Enginyeria Electrònica, Escola d'Enginyeria, Universitat Autònoma de Barcelona, Bellaterra, 08193, Spain.

Advanced Materials (Deerfield Beach, Fla.)
|May 20, 2022
PubMed
Summary
This summary is machine-generated.

A new modular compact modeling technology for graphene field-effect transistors (GFETs) enables electrical analysis of GFET circuits. This technology accurately simulates GFET behavior, including non-idealities, for improved device and circuit design.

Keywords:
2D materialscompact modelinggraphenehybrid integrated circuitsmonolithic integrated circuitsradio-frequencytransistors

More Related Videos

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Related Experiment Videos

Last Updated: Sep 22, 2025

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection
07:51

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection

Published on: February 1, 2022

3.4K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Area of Science:

  • Semiconductor Device Physics
  • Materials Science
  • Electrical Engineering

Background:

  • Graphene field-effect transistors (GFETs) offer unique electronic properties but require robust modeling for circuit integration.
  • Existing models often lack the modularity and comprehensive scope needed for arbitrary GFET circuit analysis.

Purpose of the Study:

  • To establish a modular compact modeling technology for GFETs.
  • To enable accurate electrical analysis of complex GFET-based integrated circuits.
  • To bridge the gap between device physics and circuit-level simulation.

Main Methods:

  • Development of primary models for ideal GFET response (DC, transient, AC, noise).
  • Incorporation of secondary models for non-ideal GFET effects (extrinsic, short-channel, trapping, self-heating, non-quasi static).
  • Validation of models through comparison of simulation results with experimental data at device and circuit levels.

Main Results:

  • A comprehensive set of primary and secondary models for GFETs has been defined.
  • High consistency between simulation outputs and experimental data was demonstrated for various operating conditions.
  • The developed technology facilitates the electrical analysis of arbitrary GFET-based integrated circuits.

Conclusions:

  • The modular compact modeling technology provides a reliable framework for GFET circuit design and analysis.
  • Addressing non-idealities is crucial for accurate static and dynamic operation simulations.
  • Collaboration between fabrication, modeling, and design groups is essential for scaling GFET modeling technology.