Related Experiment Video
Updated: Sep 6, 2025

Plasma-assisted Molecular Beam Epitaxy of N-polar InAlN-barrier High-electron-mobility Transistors
Published on: November 24, 2016
An Ultralow Power Mixed Dimensional Heterojunction Transistor Based on the Charge Plasma pn Junction
Onejae Sul1, Hojun Seo2, Eunsuk Choi2
1Hanyang University, Seoul, 04763, Republic of Korea.
Abstract:
Development of a reliable doping method for 2D materials is a key issue to adopt the materials in the future microelectronic circuits and to replace the silicon, keeping the Moore's law toward the sub-10 nm channel length. Especially hole doping is highly required, because most of the transition metal dichalcogenides (TMDC) among the 2D materials are electron-doped by sulfur vacancies in their atomic structures. Here, hole doping of a TMDC, tungsten disulfide (WS2 ) using the silicon substrate as the dopant medium is demonstrated. An ultralow-power current sourcing transistor or a gated WS2 pn diode is fabricated based on a charge plasma pn heterojunction formed between the WS2 thin-film and heavily doped bulk silicon. An ultralow switchable output current down to 0.01 nA µm-1 , an off-state current of ≈1 × 10-14 A µm-1 , a static power consumption range of 1 fW µm-1 -1 pW µm-1 , and an output current ratio of 103 at 0.1 V supply voltage are achieved. The charge plasma heterojunction allows a stable (less than 3% variation) output current regardless of the gate voltage once it is turned on.
More Related Videos
Related Concept Videos
P-N junction
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Bipolar Junction Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...

