Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

946
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
946

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

The impact of COVID-19 social isolation and reduced microbial exposure on the immune system in children: a retrospective study.

PeerJ·2026
Same author

Electric field tunable coupling strength and quantum metric hot spots in a moiré flatband superconductor.

Nature communications·2026
Same author

Ferroelectric-Tunable Quantum Nonlinearity of Chiral Bloch Electrons in a Moiré System.

Nano letters·2026
Same author

Electrochemically Exfoliated Amorphous TaIrTe<sub>4</sub> Nanosheets for Bidirectional Optical Neuromorphic Devices.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Top-Gated Monolayer MoS<sub>2</sub> Transistors on Growth Substrate by One-Step Integration of High-κ Dielectrics and Low-Resistance Bilayer Contacts.

Nano letters·2026
Same author

Corrigendum to "Activation of GPR30 with G1 attenuates neuronal apoptosis via src/EGFR/stat3 signaling pathway after subarachnoid hemorrhage in male rats" [Exp Neurol. 320 (2019):113008].

Experimental neurology·2026

Related Experiment Video

Updated: Sep 6, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.3K

Layer-by-layer epitaxy of multi-layer MoS2 wafers.

Qinqin Wang1, Jian Tang1, Xiaomei Li1

  • 1Beijing National Laboratory for Condensed Matter Physics and Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China.

National Science Review
|June 30, 2022
PubMed
Summary

High-quality multi-layer molybdenum disulfide (MoS2) wafers were grown using layer-by-layer epitaxy. These advanced 2D semiconductor materials show improved electronic properties for next-generation electronics.

Keywords:
2D semiconductorhigh performance transistorslayer-by-layer epitaxymultilayer MoS2 waferthin film transistors

More Related Videos

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

6.3K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K

Related Experiment Videos

Last Updated: Sep 6, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.3K
Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

6.3K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Molybdenum disulfide (MoS2) is a 2D semiconductor with significant potential for advanced electronics, surpassing silicon.
  • While monolayer MoS2 is available, achieving high-quality multilayer MoS2 wafers with enhanced properties remains a challenge.
  • Multilayers offer narrower band gaps, improved carrier mobilities, and higher current capacities compared to monolayers.

Purpose of the Study:

  • To develop a method for growing high-quality multi-layer MoS2 4-inch wafers.
  • To investigate the impact of layer number on the atomic structure and electronic properties of MoS2.
  • To demonstrate the potential of these multi-layer MoS2 wafers for advanced electronic devices.

Main Methods:

  • Layer-by-layer epitaxy process for controlled growth of multi-layer MoS2.
  • Fabrication and characterization of field-effect transistors (FETs) using MoS2 wafers with varying layer numbers.
  • Systematic evaluation of atomic structures and electronic properties, including field-effect mobility and on/off ratios.

Main Results:

  • Successful growth of high-quality multi-layer MoS2 4-inch wafers with controlled layer numbers up to six.
  • Demonstrated well-defined stacking orders and layer number control via epitaxy.
  • Significant improvements in device performance with increasing layer thickness, including enhanced field-effect mobility and on-current densities.
  • Achieved a record high room-temperature field-effect mobility of 234.7 cm2·V-1·s-1 and on-current density of 1.70 mA·μm-1 in trilayer MoS2 FETs.
  • Maintained a high on/off ratio of >107 in the fabricated devices.

Conclusions:

  • The layer-by-layer epitaxy process enables the production of high-quality multi-layer MoS2 wafers.
  • Thicker-layer MoS2 field-effect transistors exhibit superior electronic performance compared to monolayers.
  • This advancement brings practical applications of 2D MoS2 in electronics closer to reality.