Related Experiment Video
Updated: Sep 1, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Factorization by quantum annealing using superconducting flux qubits implementing a multiplier Hamiltonian
Daisuke Saida1,2, Mutsuo Hidaka3, Kentaro Imafuku3
1Device Research Institute, National Institute of Advanced Industrial Science and Technology, Central2, 1-1-1 Umezono, Tsukuba, Ibaraki, 305-8568, Japan. saida.daisuke@aist.go.jp.
Abstract:
Prime factorization (P = M × N) is a promising application for quantum computing. Shor's algorithm is a key concept for breaking the limit for analyzing P, which cannot be effectively solved by classical computation; however, the algorithm requires error-correctable logical qubits. Here, we describe a quantum annealing method for solving prime factorization. A superconducting quantum circuit with native implementation of the multiplier Hamiltonian provides combinations of M and N as a solution for number P after annealing. This circuit is robust and can be expanded easily to scale up the analysis. We present an experimental and theoretical exploration of the multiplier unit. We demonstrate the 2-bit factorization in a circuit simulation and experimentally at 10 mK. We also explain how the current conditions can be used to obtain high success probability and all candidate factorized elements.
Related Concept Videos
Ampere-Maxwell's Law: Problem-Solving
To solve the problem, we can use the equations from the analysis of an RC circuit and Maxwell's version of Ampère's law.
For the first part of...
Fermi Level Dynamics
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
The Quantum-Mechanical Model of an Atom
Interpreting ¹H NMR Signal Splitting: The (n + 1) Rule
Ampere's Law: Problem-Solving
Specific steps need to be considered while calculating the symmetric magnetic field distribution...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

