Related Experiment Video
Updated: Sep 1, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Super-Linear-Threshold-Switching Selector with Multiple Jar-Shaped Cu-Filaments in the Amorphous Ge3 Se7 Resistive
Hea-Jee Kim1, Dae-Seong Woo1, Soo-Min Jin1
1Department of Nano-Scale Semiconductor Engineering, Hanyang University, Seoul, 04763, Republic of Korea.
Abstract:
The learning and inference efficiencies of an artificial neural network represented by a cross-point synaptic memristor array can be achieved using a selector, with high selectivity (Ion /Ioff ) and sufficient death region, stacked vertically on a synaptic memristor. This can prevent a sneak current in the memristor array. A selector with multiple jar-shaped conductive Cu filaments in the resistive switching layer is precisely fabricated by designing the Cu ion concentration depth profile of the CuGeSe layer as a filament source, TiN diffusion barrier layer, and Ge3 Se7 switching layer. The selector performs super-linear-threshold-switching with a selectivity of > 107 , death region of -0.70-0.65 V, holding time of 300 ns, switching speed of 25 ns, and endurance cycle of > 106 . In addition, the mechanism of switching is proven by the formation of conductive Cu filaments between the CuGeSe and Ge3 Se7 layers under a positive bias on the top Pt electrode and an automatic rupture of the filaments after the holding time. Particularly, a spiking deep neural network using the designed one-selector-one-memory cross-point array improves the Modified National Institute of Standards and Technology classification accuracy by ≈3.8% by eliminating the sneak current in the cross-point array during the inference process.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Field Effect Transistor

