Related Experiment Video
Updated: Aug 23, 2025

The Modular Design and Production of an Intelligent Robot Based on a Closed-Loop Control Strategy
Published on: October 14, 2017
An Output-Capacitorless Low-Dropout Regulator with Slew-Rate Enhancement
Shenglan Ni1,2, Zhizhi Chen1,2, Chenkai Hu1,2
1State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China.
Abstract:
A novel output-capacitorless low-dropout regulator (OCL-LDO) with an embedded slew-rate-enhancement (SRE) circuit is presented in this paper. The SRE circuit adopts a transient current-boost strategy to improve the slew rate at the gate of the power transistor when a large voltage spike at the output is detected. In addition, a feed-forward transconductance cell is introduced to form a push−pull output structure with the power transistor. The simulation results show that the maximum transient output voltage variation is 23.5 mV when the load current ILOAD is stepped from 0 to 100 mA in 100 ns with a load capacitance of 100 pF, and the settling time is 1.2 μs. The proposed OCL-LDO consumes a quiescent current of 30 μA and has a dropout voltage of 200 mV for the maximum output current of 100 mA.
More Related Videos
11:44Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
06:04Experimental Investigation of the Hierarchical Control in DC Microgrids Using a Real-time Simulator
Published on: February 14, 2025
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Voltage Doubler Circuit
RC Circuits: Charging A Capacitor
When the switch is moved to connect the battery, the circuit reduces to a simple...
RC Circuits: Discharging A Capacitor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Clamper Circuit
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...