Related Experiment Video
Updated: Aug 23, 2025

Real-time Electrophysiology: Using Closed-loop Protocols to Probe Neuronal Dynamics and Beyond
Published on: June 24, 2015
The gate injection-based field-effect synapse transistor with linear conductance update for online training
Seokho Seo1, Beomjin Kim1, Donghoon Kim1
1The School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, 34141, Republic of Korea.
Abstract:
Neuromorphic computing, an alternative for von Neumann architecture, requires synapse devices where the data can be stored and computed in the same place. The three-terminal synapse device is attractive for neuromorphic computing due to its high stability and controllability. However, high nonlinearity on weight update, low dynamic range, and incompatibility with conventional CMOS systems have been reported as obstacles for large-scale crossbar arrays. Here, we propose the CMOS compatible gate injection-based field-effect transistor employing thermionic emission to enhance the linear conductance update. The dependence of the linearity on the conduction mechanism is examined by inserting an interfacial layer in the gate stack. To demonstrate the conduction mechanism, the gate current measurement is conducted under varying temperatures. The device based on thermionic emission achieves superior synaptic characteristics, leading to high performance on the artificial neural network simulation as 93.17% on the MNIST dataset.
More Related Videos
11:46Implementing Dynamic Clamp with Synaptic and Artificial Conductances in Mouse Retinal Ganglion Cells
Published on: May 16, 2013
11:31Ex Vivo Optogenetic Interrogation of Long-Range Synaptic Transmission and Plasticity from Medial Prefrontal Cortex to Lateral Entorhinal Cortex
Published on: February 25, 2022
Related Concept Videos
Field Effect Transistor
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Small-Signal Analysis of MOSFET Amplifiers
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Electrical Synapses
Gap junctions allow the current to pass directly from one cell to the next. In contrast, in the chemical synapse, the neurotransmitters carry the information through the synaptic cleft from one neuron to the next. They consist of two...