Related Experiment Video
Updated: Aug 16, 2025

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
Published on: May 24, 2020
Edge and Interface Resistances Create Distinct Trade-Offs When Optimizing the Microstructure of Printed van der Waals
Zhehao Zhu1, Joon-Seok Kim1, Michael J Moody1
1Department of Materials Science and Engineering, Northwestern University, Evanston, Illinois60208, United States.
Abstract:
Inks based on two-dimensional (2D) materials could be used to tune the properties of printed electronics while maintaining compatibility with scalable manufacturing processes. However, a very wide range of performances have been reported in printed thin-film transistors in which the 2D channel material exhibits considerable variation in microstructure. The lack of quantitative physics-based relationships between film microstructure and transistor performance limits the codesign of exfoliation, sorting, and printing processes to inefficient empirical approaches. To rationally guide the development of 2D inks and related processing, we report a gate-dependent resistor network model that establishes distinct microstructure-performance relationships created by near-edge and intersheet resistances in printed van der Waals thin-film transistors. The model is calibrated by analyzing electrical output characteristics of model transistors consisting of overlapping 2D nanosheets with varied thicknesses that are mechanically exfoliated and transferred. Kelvin probe force microscopy analysis on the model transistors leads to the discovery that the nanosheet edges, not the intersheet resistance, limit transport due to their impact on charge carrier depletion and scattering. Our model suggests that when transport in a 2D material network is limited by the near-edge resistance, the optimum nanosheet thickness is dictated by a trade-off between charged impurity screening and gate screening, and the film mobilities are more sensitive to variations in printed nanosheet density. Removal of edge states can enable the realization of higher mobilities with thinner nanosheets due to reduced junction resistances and reduced gate screening. Our analysis of the influence of nanosheet edges on the effective film mobility not only examines the prospects of extant exfoliation methods to achieve the optimum microstructure but also provides important perspectives on processes that are essential to maximizing printed film performance.
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...

