Related Experiment Video
Updated: Jul 26, 2025

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
Published on: January 19, 2018
Polarized Tunneling Transistor for Ultrafast Memory
Jing Chen1,2, Guanhua Dun1, Jianguo Hu1
1School of Integrated Circuits & Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing 100084, China.
Abstract:
In today's information age, high performance nonvolatile memory devices have become extremely important. Despite their potential, existing devices suffer from limitations, such as low operation speed, low memory capacity, short retention time, and a complex preparation process. To overcome these limitations, advanced memory designs are required to improve speed, memory capacity, and retention time and reduce the number of preparation steps. Here, we present a nonvolatile floating-gate-like memory device based on a transistor that uses the polarization effect of ferroelectric material PZT (Pb[Zr0.2Ti0.8]O3) for regulating tunneling electrons for charging and discharging the MoS2 channel layer. The transistor is defined as a polarized tunneling transistor (PTT) and does not require a tunnel layer or a floating-gate layer. The PTT demonstrates an ultrafast programming/erasing speed of 25/20 ns and a response time of 120/105 ns, which is comparable to the ultrafast flash memories based on van der Waals heterostructures. Additionally, the PTT has a high extinction ratio of 104, a long retention time of 10 years, and a simple fabrication process. Our research provides future guidelines for the development of the next generation of ultrafast nonvolatile memory devices.
More Related Videos
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Bipolar Junction Transistor
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...

