Jove
Visualize
Contact Us

Related Concept Videos

Parallel Processing01:20

Parallel Processing

155
The brain processes sensory information rapidly due to parallel processing, which involves sending data across multiple neural pathways at the same time. This method allows the brain to manage various sensory qualities, such as shapes, colors, movements, and locations, all concurrently. For instance, when observing a forest landscape, the brain simultaneously processes the movement of leaves, the shapes of trees, the depth between them, and the various shades of green. This enables a quick and...
155
Maximum Power Flow and Line Loadability01:23

Maximum Power Flow and Line Loadability

119
The maximum power flow for lossy transmission lines is derived using ABCD parameters in phasor form. These parameters create a matrix relationship between the sending-end and receiving-end voltages and currents, allowing the determination of the receiving-end current. This relationship facilitates calculating the complex power delivered to the receiving end, from which real and reactive power components are derived.
119
Biasing of FET01:22

Biasing of FET

284
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
284
Load-frequency control01:28

Load-frequency control

166
Load-frequency control (LFC) is vital for maintaining power system stability, ensuring that frequency and power flows remain within acceptable limits during load changes. Turbine-governor control eliminates rotor accelerations and decelerations following load changes. However, a steady-state frequency error persists when the change in the turbine-governor reference setting is zero. In an interconnected power system, each area agrees to export or import a scheduled amount of power through...
166
Bus Impedance Matrix01:24

Bus Impedance Matrix

122
Calculating subtransient fault currents for three-phase faults in an N-bus power system involves using the positive-sequence network. When a three-phase short circuit occurs at a specific bus, the analysis uses the superposition method to evaluate two separate circuits.
In the first circuit, all machine voltage sources are short-circuited, leaving only the prefault voltage source at the fault location. The positive-sequence bus impedance matrix can be determined by solving the nodal equations,...
122
Fast Decoupled and DC Powerflow01:24

Fast Decoupled and DC Powerflow

204
The fast decoupled power flow method addresses contingencies in power system operations, such as generator outages or transmission line failures. This method provides quick power flow solutions, essential for real-time system adjustments. Fast decoupled power flow algorithms simplify the Jacobian matrix by neglecting certain elements, leading to two sets of decoupled equations:
204

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks.

Micromachines·2024
Same author

High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.

Micromachines·2024
Same author

The Design of a Dynamic Configurable Packet Parser Based on FPGA.

Micromachines·2023
Same journal

Correction: Kang et al. Fluid Flow to Electricity: Capturing Flow-Induced Vibrations with Micro-Electromechanical-System-Based Piezoelectric Energy Harvester. <i>Micromachines</i> 2024, <i>15</i>, 581.

Micromachines·2026
Same journal

Femtosecond Laser Texturing of Wood Coatings with Bio-Based Epoxy and Wax Additives for Enhanced Hydrophobicity.

Micromachines·2026
Same journal

Engineering of Optoelectronic Devices for Renewable Energy Applications.

Micromachines·2026
Same journal

Phase Transformation and Electrochemical Behavior of Hexagonal TiO<sub>2</sub> Nanotubes Under Different Annealing Temperatures and Heating Rates.

Micromachines·2026
Same journal

Process Optimization and Predictive Modeling of Femtosecond Laser Precision Milling for Commercial PMMA Slices.

Micromachines·2026
Same journal

A Hybrid Preprocessing Multi-Objective Surrogate Model for Thermal MEMS Actuators.

Micromachines·2026
See all related articles
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: Jul 10, 2025

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit
05:30

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit

Published on: September 8, 2023

583

QGWFQS: A Queue-Group-Based Weight Fair Queueing Scheduler on FPGA.

Yunfei Guo1,2, Zhichuan Guo1,2, Xiaoyong Song1,2

  • 1National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, China.

Micromachines
|November 25, 2023
PubMed
Summary
This summary is machine-generated.

This study introduces a Queue-Group-Based WFQ Scheduler (QGWFQS) to efficiently manage network bandwidth. The novel design supports numerous ports and queues, optimizing resource usage for congested networks.

Keywords:
FPGAWFQqueue groupqueue scheduler

More Related Videos

A Quantitative Fitness Analysis Workflow
11:39

A Quantitative Fitness Analysis Workflow

Published on: August 13, 2012

14.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.7K

Related Experiment Videos

Last Updated: Jul 10, 2025

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit
05:30

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit

Published on: September 8, 2023

583
A Quantitative Fitness Analysis Workflow
11:39

A Quantitative Fitness Analysis Workflow

Published on: August 13, 2012

14.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.7K

Area of Science:

  • Computer Science
  • Electrical Engineering
  • Network Engineering

Background:

  • Weight Fair Queuing (WFQ) is crucial for guaranteeing bandwidth in congested networks.
  • Current FPGA-based switching nodes with numerous ports face resource limitations with individual WFQ schedulers.

Purpose of the Study:

  • To propose a resource-efficient WFQ scheduler for multi-port systems.
  • To enhance bandwidth allocation fairness and accommodate variable link rates.

Main Methods:

  • Developed a Queue-Group-Based WFQ Scheduler (QGWFQS) reusing tag calculation and encoding circuits.
  • Introduced a novel finish tag calculation algorithm considering integer division remainders for fairness.

Main Results:

  • The QGWFQS supports up to 512 ports with 32 queues per port.
  • Achieved operation at 200 MHz with a total scheduling capacity of 200 Mpps.

Conclusions:

  • QGWFQS offers a scalable and efficient solution for WFQ scheduling in high-port-count network devices.
  • The proposed algorithm improves bandwidth allocation fairness and resource utilization.