Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

793
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
793
Semiconductors01:22

Semiconductors

708
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
708
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

346
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
346
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

260
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
260
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

352
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
352
Non-ohmic Devices00:51

Non-ohmic Devices

1.1K
In most substances, the current flow is proportional to the voltage applied to it. A simple relationship between the values of current, voltage, and resistance is known as Ohm's law. Nonohmic devices do not exhibit a linear relationship between voltage and current. One such device is the semiconducting circuit element known as a diode. A diode is a circuit device that allows current flow in only one direction.
Consider a simple circuit consisting of a battery, a diode, and a resistor. A...
1.1K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Probing Moiré Excitons in MoSe<sub>2</sub>/WSe<sub>2</sub> Heterobilayers by Combined Micro-photoluminescence and Lateral Force Microscopy.

Nano letters·2026
Same author

Dilute magnetism and edge-state engineering in monolayer SnO.

Nanoscale advances·2026
Same author

A Scalable Pathway for Plan-View TEM of 2D Materials and Surface Layers.

Microscopy and microanalysis : the official journal of Microscopy Society of America, Microbeam Analysis Society, Microscopical Society of Canada·2026
Same author

Hydrophilic Co-bonding Strategy of Cu-Cu and Al<sub>2</sub>O<sub>3</sub>-Al<sub>2</sub>O<sub>3</sub> for 3D Integration.

ACS omega·2026
Same author

Stable Analog Weight Programming in Single-Crystalline van der Waals Ferroelectric Transistors for Reliable Computing-in-Memory.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Imaging the flat bands of magic-angle graphene reshaped by interactions.

Nature·2026

Related Experiment Video

Updated: Jul 9, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

Silicon-van der Waals heterointegration for CMOS-compatible logic-in-memory design.

Mu-Pai Lee1, Caifang Gao2, Meng-Yu Tsai3,4

  • 1Department of Materials Science and Engineering, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan.

Science Advances
|December 8, 2023
PubMed
Summary

Researchers developed a novel 2D/3D heterointegrated device for nonvolatile, reconfigurable computing-in-memory. This design overcomes silicon CMOS limitations, enabling efficient logic-in-memory operations with enhanced stability and performance.

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.7K

Related Experiment Videos

Last Updated: Jul 9, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.7K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Computer Engineering

Background:

  • Silicon CMOS-based computing-in-memory faces challenges in nonvolatility and reconfigurability for logic-in-memory applications.
  • Existing designs struggle with power efficiency and complex integration.

Purpose of the Study:

  • To introduce a universal design for nonvolatile, reconfigurable devices using 2D/3D heterointegration.
  • To address the limitations of current computing-in-memory architectures.

Main Methods:

  • Utilized van der Waals heterostacking with photo-controlled charge trapping/detrapping.
  • Employed a partially top-gated energy band landscape for logic reconfigurability.
  • Investigated dynamic charge fluctuations and trap levels.

Main Results:

  • Achieved precise polarity tunability and logic nonvolatility.
  • Demonstrated robustness at 85°C with a near-ideal subthreshold swing (80 mV dec⁻¹).
  • Cascaded units into a monolithic circuit layer, showing high-gain logic gates (65 at Vdd = 0.5 V).

Conclusions:

  • The 2D/3D heterointegrated design offers a promising prototype for future computing-in-memory hardware.
  • This approach overcomes key design and power challenges in silicon CMOS technology.
  • The developed devices exhibit excellent performance and stability for logic-in-memory operations.