Related Experiment Video
Updated: Jul 6, 2025

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
Published on: December 5, 2015
Ultrashort vertical-channel MoS2 transistor using a self-aligned contact
Liting Liu1, Yang Chen1, Long Chen1
1Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha, 410082, China.
Researchers developed a self-alignment process for ultra-scaled two-dimensional (2D) transistors. This method enables simultaneous scaling of gate and channel lengths in Molybdenum disulfide (MoS2) transistors, achieving sub-nanometer gate lengths and significantly boosting performance.
Area of Science:
- Materials Science
- Nanotechnology
- Semiconductor Physics
Background:
- Two-dimensional (2D) semiconductors offer potential for ultra-scaled transistors.
- Scaling challenges exist for simultaneously reducing gate and channel lengths in short-gate transistors, often due to contact misalignment.
- Molybdenum disulfide (MoS2) transistors have demonstrated short gate lengths, but channel length scaling remains difficult.
Purpose of the Study:
- To develop a self-alignment process for fabricating ultra-scaled 2D transistors.
- To overcome processing difficulties in aligning source-drain contacts with gate electrodes.
- To achieve simultaneous scaling of both gate and channel lengths in MoS2 transistors.
Main Methods:
- Mechanical folding of graphene/BN/MoS2 heterostructures.
- Utilizing the heterostructure thickness to define channel length.
- Precise alignment of source-drain metals around the folded edge.
Main Results:
- Realization of sub-1 nm gate length and sub-50 nm channel length in vertical MoS2 transistors simultaneously.
- Achieved an on-off ratio exceeding 10^5.
- Demonstrated an on-state current of 250 μA/μm at 4V bias, a 40-fold improvement over non-self-aligned devices.
Conclusions:
- The developed self-alignment process is effective for fabricating ultra-scaled 2D transistors.
- This technique enables simultaneous gate and channel length scaling, crucial for next-generation electronics.
- Self-aligned MoS2 transistors exhibit significantly enhanced performance metrics.
More Related Videos
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Schottky Barrier Diode

