Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

773
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
773
Applications of RC Circuits01:22

Applications of RC Circuits

3.1K
A relaxation oscillator is one of the applications of RC circuits. A neon lamp relaxation oscillator comprises a capacitor, a resistor, a voltage source, and a lamp. The lamp acts like an open circuit, with infinite resistance until the potential difference across the lamp reaches a specific voltage. At that voltage, the lamp acts like a short circuit with zero resistance, and the capacitor discharges through the lamp, thus producing light. Once the capacitor is fully discharged through the...
3.1K
Comparison between RL and RC circuits01:24

Comparison between RL and RC circuits

4.0K
An RC circuit consists of resistance and capacitance, while in an RL circuit, capacitance is replaced by an inductor. RL and RC circuits are first-order differential circuits that store energy. An RC circuit stores energy in the electric field, while an RL circuit stores energy in the magnetic field. When connected to a battery, an RC circuit charges the capacitor, causing the current to decrease from maximum to zero upon being fully charged. This increases the voltage across the capacitor from...
4.0K
Biasing of FET01:22

Biasing of FET

269
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
269
First-Order Circuits01:15

First-Order Circuits

1.4K
First-order electrical circuits, which comprise resistors and a single energy storage element - either a capacitor or an inductor, are fundamental to many electronic systems. These circuits are governed by a first-order differential equation that describes the relationship between input and output signals.
One common example of a first-order circuit is the RC (resistor-capacitor) circuit. These circuits are used in relaxation oscillators such as neon lamp oscillator circuits. When voltage is...
1.4K
Design Example: Capacitance Multiplier Circuit01:20

Design Example: Capacitance Multiplier Circuit

773
In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
773

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Peripartum ALT Flares Predict Earlier Postpartum HBeAg Clearance in Highly Viremic HBV-Infected Women: A Long-term Follow-up Study.

JHEP reports : innovation in hepatology·2026
Same author

Regulatory Effects of Pumpkin Seed Extract on Glucose Metabolism and Insulin Signaling in Diabetic Models.

ACS omega·2026
Same author

Machine learning prediction of sudden cardiac death incorporating multiple lipid markers: evidence from the Taiwan Chin Shan community cohort.

Lipids in health and disease·2026
Same author

Echocardiography Report Translation and Inference Based on Parameter-Efficient Fine-Tuning of LLaMA Models.

Diagnostics (Basel, Switzerland)·2026
Same author

Wide-spectrum zoom electrowetting liquid lens with a centimeter aperture.

Optics letters·2026
Same author

Transcription Factor Subtype Governs Response and Resistance to DLL3-Directed T-Cell Engagement in Small Cell Lung Cancer.

bioRxiv : the preprint server for biology·2026

Related Experiment Video

Updated: Jun 29, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

High-density via RRAM cell with multi-level setting by current compliance circuits.

Yu-Cheng Hsieh1, Yu-Cheng Lin1, Yao-Hung Huang1

  • 1Institute of Electronics Engineering, National Tsing Hua University, Hsinchu, Taiwan.

Discover Nano
|March 25, 2024
PubMed
Summary

This study demonstrates multi-level storage in via resistive random-access memory (RRAM) using standard FinFET CMOS logic. New circuits ensure stable resistance control, improving multi-level state stability and distribution for advanced memory applications.

Keywords:
MLCNVMRRAM

More Related Videos

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

8.9K
Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

12.8K

Related Experiment Videos

Last Updated: Jun 29, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

8.9K
Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

12.8K

Area of Science:

  • Solid-state device physics
  • Non-volatile memory technologies
  • Advanced semiconductor manufacturing

Background:

  • Resistive random-access memory (RRAM) offers high density and low power consumption for non-volatile memory.
  • Achieving stable multi-level storage in RRAM is crucial for increasing memory capacity.
  • Standard CMOS logic processes are desirable for integrating novel memory devices.

Purpose of the Study:

  • To report and demonstrate multi-level storage capabilities in via RRAM for the first time.
  • To develop and validate novel current compliance setting circuits for stable resistance control.
  • To improve the stability and tighten the distribution of multi-level states in via RRAM.

Main Methods:

  • Implementation of multi-level storage in via RRAM using a standard FinFET CMOS logic process.
  • Control of multi-level states by precisely managing current compliance during set operations.
  • Design and integration of new current compliance setting circuits to mitigate process variation effects.

Main Results:

  • Successful demonstration of multi-level storage in via RRAM.
  • Achieved stable resistance control through proposed current compliance setting circuits.
  • Observed improved stability and tightened distributions for multi-level states in via RRAM cells.

Conclusions:

  • Multi-level storage is feasible and demonstrated in via RRAM within a standard FinFET CMOS logic process.
  • The proposed current compliance circuits effectively enhance the stability and reliability of multi-level states.
  • This work paves the way for higher-density non-volatile memory solutions based on via RRAM technology.