Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

MOS Capacitor

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

Defining the Therapeutic Ceiling of Endovascular Thrombectomy in Large-Core Stroke: Beyond the Limits of ASPECTS.

Stroke·2026

Same author

Time-Dependent Association Between Breast Cancer and Risk of Ischemic Stroke: A Nationwide Cohort Study.

Neurology·2026

Same author

Non-Equilibrium Synthesis of Whitlockite Assisted by Localized H<sub>2</sub>O Vapor Pressure.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2026

Same author

Comprehensive Prestroke Risk Factor Control and Functional Outcomes After Acute Ischemic Stroke.

Journal of the American Heart Association·2026

Same author

Endovascular thrombectomy in patients with acute ischemic stroke and prestroke mRS 3: a multicenter IPTW analysis focused on functional preservation.

Frontiers in neurology·2026

Same author

Supramolecular Chiral Assembly of Open-Shell Quinoids With Chiral Additives and Their Spin-Dependent Transport in Magneto Field-Effect Transistors.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

A Droplet-Microarray Platform for Multiplex Profiling of Breast Cancer Exosome Subtypes in Patients' Blood Plasma Samples.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

Material-Dependent Functionalization of CVD-Grown TMDC Monolayers Probed by Vibrational Nanospectroscopy.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

BandGap Modulated Charge Gating of Semiconductor Coatings Stabilizes Zinc Metal Anodes.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

For High Capacity: Upcycling of Spent Graphite Catalytic via Precisely Tailoring Water-Gas Reaction.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

Electronic Engineering of Donor-Acceptor Covalent Organic Frameworks via Fluorine Substitution for Efficient Solar Hydrogen Production.

Small (Weinheim an der Bergstrasse, Germany)·2026

Same journal

Correction to: "A Gold Nanocage/Cluster Hybrid Structure for Whole-Body Multispectral Optoacoustic Tomography Imaging, EGFR Inhibitor Delivery, and Photothermal Therapy".

Small (Weinheim an der Bergstrasse, Germany)·2026

See all related articles

Search research articles

Related Experiment Video

Updated: Jun 28, 2025

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

CMOS-Integrated Ternary Content Addressable Memory using Nanocavity CBRAMs for High Sensing Margin.

Gihwan Hyun^1,2, Batyrbek Alimkhanuly^1,2, Donguk Seo³

¹Department of Electronics and Information Convergence Engineering, College of Electronics and Information, Kyung Hee University, Yongin-si, Gyeonggi-do, 17104, Republic of Korea.

Small (Weinheim an Der Bergstrasse, Germany)

|April 12, 2024

Summary

This summary is machine-generated.

This study enhances resistive random-access memory (RRAM) for ternary content-addressable memory (TCAM) by using nanocavity arrays. This improves sensing margins for faster, large-scale data processing in memory-centric computing.

Keywords:

CMOS integration anodic aluminum oxide template conductive bridge random‐access memory memory sensing margin ternary content addressable memory

More Related Videos

$Synthesis and Operation of Fluorescent-core Microcavities for Refractometric Sensing$

Synthesis and Operation of Fluorescent-core Microcavities for Refractometric Sensing

Published on: March 13, 2013

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Related Experiment Videos

Last Updated: Jun 28, 2025

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

$Synthesis and Operation of Fluorescent-core Microcavities for Refractometric Sensing$

Synthesis and Operation of Fluorescent-core Microcavities for Refractometric Sensing

Published on: March 13, 2013

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Area of Science:

Materials Science
Computer Engineering
Electrical Engineering

Background:

Data-intensive computing demands hardware advancements towards memory-centric architectures.
Ternary content-addressable memory (TCAM) is crucial for high-speed in-memory matching.
Resistive random-access memory (RRAM) in 2T2R configurations offers a cost-efficient TCAM alternative to SRAM, but faces limited sensing margins.

Purpose of the Study:

To propose a device engineering method to enhance the switching response of conductive-bridge memories (CBRAMs) for TCAM applications.
To overcome the sensing margin limitations in RRAM-based TCAMs for large-scale integration.
To improve the performance of memory-based TCAMs for efficient data processing.

Main Methods:

Integrated conductive-bridge memories (CBRAMs) with complementary metal-oxide-semiconductor (CMOS) transistor technology.
Engineered devices by incorporating nanocavity arrays and modifying electrode geometry.
Utilized experimentally verified device models for TCAM array simulations.

Main Results:

Achieved a significant improvement in memory window up to 1.87 × 10^7.
Demonstrated a considerable increase in resistance ratio for TCAM cells to 6.17 × 10^5.
Simulations showed a 65× sensing margin, enabling parallel search of 2048 bits.

Conclusions:

Nanocavity-enhanced CBRAM devices significantly improve TCAM sensing capability.
The proposed method brings RRAM-based TCAMs closer to SRAM-based TCAM performance metrics.
This advancement facilitates parallel querying of extensive datasets in memory-centric computing.