Related Experiment Video
Updated: Jun 25, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
InP Crystal Phase Heterojunction Transistor with a Vertical Gate-All-Around Structure
Yu Katsumi1,2, Hironori Gamo1,2, Junichi Motohisa1,2
1Graduate School of Information Science and Technology, Hokkaido University, North 14 West 9, Sapporo 060-0814, Japan.
Abstract:
Crystal phase transitions can form a new type of heterojunction with different atomic arrangements in the same material: crystal phase heterojunction (CPHJ). The CPHJ has an inherently strong impact on band engineering without concerns over critical thicknesses with misfit dislocations and a semiconductor-metal transition. In-plane CPHJ was recently demonstrated in two-dimensional (2D) transition-metal dichalcogenide (TMD) materials and utilized for conventional planar field-effect transistor applications. However, scalability such as gate electrostatic control, miniaturization, and multigate structure have been limited because of the geometrical issue. Here, we demonstrated a transistor using the CPHJ with a vertical gate-all-around structure by forming a CPHJ in conventional III-V semiconductors. The CPHJ, composed of wurtzite InP nanowires with zincblende InP substrates, showed an atomically flat heterojunction without dislocations and indicated a Type-II band discontinuity across the junction. The CPHJ transistor had moderate to good gate electrostatic controllability with high on-state currents and transconductance. The CPHJ offer will provide a new switching mechanism and add a new junction and device design choice to the long history of transistors.
More Related Videos
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
05:39Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
P-N junction