Related Experiment Video
Updated: Jun 25, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
InP Crystal Phase Heterojunction Transistor with a Vertical Gate-All-Around Structure
Yu Katsumi1,2, Hironori Gamo1,2, Junichi Motohisa1,2
1Graduate School of Information Science and Technology, Hokkaido University, North 14 West 9, Sapporo 060-0814, Japan.
Crystal phase heterojunctions (CPHJs) in III-V semiconductors enable novel vertical transistors. This new approach offers improved gate control and high currents, advancing transistor technology beyond 2D materials.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Semiconductor Device Physics
Background:
- Crystal phase heterojunctions (CPHJs) are formed by different atomic arrangements within the same material.
- CPHJs offer unique band engineering possibilities without critical thickness or misfit dislocation issues.
- Previous CPHJ applications in 2D transition-metal dichalcogenides faced scalability limitations.
Purpose of the Study:
- To demonstrate a transistor utilizing CPHJ in conventional III-V semiconductors with a vertical gate-all-around structure.
- To overcome the geometrical limitations of in-plane CPHJ devices for improved scalability.
- To explore a new switching mechanism and device design for transistors.
Main Methods:
- Fabrication of a CPHJ using wurtzite InP nanowires on zincblende InP substrates.
- Characterization of the heterojunction's atomic structure and band alignment.
- Electrical testing of the CPHJ transistor performance, including gate controllability and current characteristics.
Main Results:
- An atomically flat CPHJ was successfully formed without dislocations.
- A Type-II band discontinuity was observed across the wurtzite/zincblende InP heterojunction.
- The CPHJ transistor exhibited moderate to good gate electrostatic controllability, high on-state currents, and high transconductance.
Conclusions:
- CPHJs in III-V semiconductors enable vertical transistors with enhanced performance.
- This approach provides a scalable alternative to 2D CPHJ devices.
- CPHJs represent a significant advancement in transistor design and switching mechanisms.
More Related Videos
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
05:39Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
P-N junction