Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

374
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
374
Biasing of FET01:22

Biasing of FET

254
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
254
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

682
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
682
MOSFET01:16

MOSFET

447
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
447
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

324
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
324
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

316
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
316

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Controlling thermoreversibility and hole conductivity in thermoresponsive ionic biogels using phase morphology for neurohaptics.

Science advances·2026
Same author

Electrically Reconfigurable Floating Gate Optoelectronic Synaptic Pixels for In-sensor Convolutional Image Feature Extraction with Built-in Contrast Enhancement.

ACS nano·2026
Same author

Light-induced giant random telegraph noise in CuScP<sub>2</sub>S<sub>6</sub>/MoS<sub>2</sub> heterostructures and their use in noise resilience image inference.

Nature communications·2026
Same author

Exploiting the Photoresponse in LiInP<sub>2</sub>Se<sub>6</sub> for Image Processing.

Nano letters·2026
Same author

Ultrasensitive soft vibration sensors based on atomically thin metal dichalcogenide ribbon networks.

Science advances·2026
Same author

Two-dimensional crystalline hard masks for high-aspect-ratio nanofabrication.

Nature materials·2026
Same journal

Halide-site-substituting spacer creates quasi-two-dimensional perovskites for vapour-deposited light-emitting diodes.

Nature nanotechnology·2026
Same journal

Nanoscale amorphization of poly(triarylamine) for efficient and stable inverted perovskite photovoltaics.

Nature nanotechnology·2026
Same journal

Bridging nanotechnology and mechanobiology.

Nature nanotechnology·2026
Same journal

Coherent 2D/3D van der Waals epitaxy enables single-crystal perovskite heterostructures.

Nature nanotechnology·2026
Same journal

Coherent 2D-3D van der Waals perovskite epitaxial heterostructures.

Nature nanotechnology·2026
Same journal

Ultrafast, reconfigurable all-optical beam steering and spatial light modulation.

Nature nanotechnology·2026
See all related articles

Related Experiment Video

Updated: Jun 19, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K

Monolithic three-dimensional integration of complementary two-dimensional field-effect transistors.

Rahul Pendurthi1, Najam U Sakib2, Muhtasim Ul Karim Sadaf2

  • 1Engineering Science and Mechanics, Penn State University, University Park, PA, USA. rqp5233@psu.edu.

Nature Nanotechnology
|July 23, 2024
PubMed
Summary
This summary is machine-generated.

This study demonstrates monolithic 3D integration using WSe2 field-effect transistors (FETs), overcoming thermal budget limitations for advanced complementary metal-oxide-semiconductor circuits.

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K

Related Experiment Videos

Last Updated: Jun 19, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Semiconductor Physics

Background:

  • The semiconductor industry is moving towards 3D integration to overcome scaling limits.
  • Current 3D integrated circuits (ICs) face challenges with area overhead and parasitic capacitance.
  • Monolithic 3D integration (M3D) is promising but limited by thermal budgets in silicon ICs.

Purpose of the Study:

  • To demonstrate monolithic 3D integration of complementary WSe2 field-effect transistors (FETs).
  • To overcome thermal processing limitations for advanced 3D ICs.
  • To enable dense and scaled integration of 2D materials in 3D architectures.

Main Methods:

  • Integration of n-type WSe2 FETs in tier 1 and p-type WSe2 FETs in tier 2.
  • Utilized 300 nm vias with sub-micron pitch for dense interconnects.
  • Fabrication of vertically integrated logic gates (inverters, NAND, NOR).

Main Results:

  • Achieved dense and scaled M3D integration with <1 µm pitch.
  • Successfully connected over 300 devices across two tiers.
  • Demonstrated functional vertically integrated logic gates using WSe2 FETs.

Conclusions:

  • Monolithic 3D integration of WSe2 FETs is feasible and overcomes thermal budget issues.
  • Two-dimensional materials are crucial for advancing M3D in complementary metal-oxide-semiconductor circuits.
  • This work paves the way for next-generation 3D ICs.