Related Experiment Video
Updated: Jun 15, 2025

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
Published on: October 23, 2018
Self-Aligned Edge Contact Process for Fabricating High-Performance Transition-Metal Dichalcogenide Field-Effect
Seokjin Ko1, Dongryul Lee1, Jeongmin Kim1
1Department of Chemical and Biological Engineering, Seoul National University, Seoul 08826, Republic of Korea.
A new self-aligned edge contact (SAEC) process for transition-metal dichalcogenide (TMD) field-effect transistors (FETs) overcomes contact resistance issues. This method enhances charge transport and device performance for future electronics.
Area of Science:
- Materials Science
- Nanotechnology
- Semiconductor Physics
Background:
- Metal-transition-metal dichalcogenide (TMD) junctions face challenges like tunneling barriers and Fermi-level pinning, hindering charge transport and increasing contact resistance.
- These limitations impede the development of efficient TMD-based field-effect transistors (FETs) for advanced electronic applications.
Purpose of the Study:
- To develop a novel self-aligned edge contact (SAEC) process for TMD-based FETs.
- To overcome persistent challenges in TMD junctions, such as tunneling barriers and Fermi-level pinning.
- To enhance charge transport, reduce contact resistance, and improve device performance in TMD electronics.
Main Methods:
- Integration of WS2 semiconductor with hexagonal boron nitride dielectric using reactive ion etching.
- Development of a pioneering self-aligned edge contact (SAEC) process for TMD-based FETs.
- Streamlined semiconductor fabrication enabling edge contact formation without additional lithography.
Main Results:
- SAEC TMD-based FETs demonstrate exceptional performance with a high on/off current ratio of ~10^8.
- Achieved field-effect mobility up to 120 cm^2/V·s and controllable polarity.
- Precise electrode positioning and minimized parasitic capacitance for high-speed characteristics.
Conclusions:
- The SAEC process significantly advances TMD-based microelectronics by improving charge transport and device performance.
- The technique's compatibility with existing Si processes facilitates integration into post-CMOS applications.
- This breakthrough unlocks the potential of TMDs for future silicon semiconductor electronics.
More Related Videos
08:12Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
Published on: December 5, 2015
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Field Effect Transistor