Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

338
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
338
Types of Semiconductors01:20

Types of Semiconductors

572
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
572
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

230
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
230
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

303
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
303
Semiconductors01:22

Semiconductors

669
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
669
Biasing of FET01:22

Biasing of FET

235
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
235

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Attaining 19.12% solar cell efficiency for non-fused ring electron acceptors via multi-dimensional charge transport.

Nature communications·2026
Same author

Noncovalent Macrocyclic Encapsulation via Terminal "Dynamic Locking" Enabling High-Performance Nonfused Ring Electron Acceptors.

Journal of the American Chemical Society·2026
Same author

Band-Engineerable Ferroelectric 2D CuInP<sub>2</sub>S<sub>6</sub> Heterojunctions for Adaptive Visual Contrast.

ACS nano·2026
Same author

Tailored Transport and Logic Capability of 2D Group IV-VI Semiconductor-Based Multibridge Channel FETs.

Nano letters·2026
Same author

Hole-doping-assisted epitaxial growth of wafer-scale rhombohedral-stacked bilayer transition-metal dichalcogenides single crystals.

Nature communications·2025
Same author

Stretchable Photonic Crystal-Enhanced ECL for Sweat Neurotransmitter Detection.

Analytical chemistry·2025

Related Experiment Video

Updated: Jun 15, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K

Logic Computing Field-Effect Transistors Based on a Monolayer WSe2 Homojunction for the Semi-adder and Decoder.

Xueping Li1,2, Zhuojun Wang1, Xiaojie Tang1

  • 1College of Electronic and Electrical Engineering, Henan Normal University, Xinxiang, Henan 453007, China.

Nano Letters
|August 27, 2024
PubMed
Summary

Researchers designed a novel 5 nm split-gate field-effect transistor (FET) using WSe2. This reconfigurable transistor enables dynamic polarity control for advanced logic computing and device integration.

Keywords:
logic gatesreconfigurablesplit gate

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Related Experiment Videos

Last Updated: Jun 15, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Two-dimensional (2D) reconfigurable field-effect transistors (FETs) are key for next-generation computing.
  • Designing cascade FETs for logic computing presents significant challenges.

Purpose of the Study:

  • To design a novel 5 nm split-gate FET based on a monolayer WSe2 homojunction.
  • To demonstrate dynamic polarity control and reconfigurable logic functions using FET arrays.

Main Methods:

  • Density functional theory (DFT) calculations.
  • Nonequilibrium Green's function (NEGF) method.
  • Fabrication and characterization of a WSe2-based split-gate FET.

Main Results:

  • A 5 nm split-gate FET with dynamic polarity control was successfully designed.
  • Series FET arrays implemented NOR, AND, XOR, A̅B, and AB̅ logic gates, enabling a 66.7% transistor reduction in semi-adder design.
  • Parallel FET arrays achieved quadruple reconfigurable logic functions (NAND/OR/A̅+B/A+B̅) for 00-11 decoding.

Conclusions:

  • The cascade design of electrically tunable FETs addresses challenges in logic device downscaling and integration.
  • This work provides a pathway for developing advanced, integrated logic computing hardware.