Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

P-N junction01:11

P-N junction

488
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
488
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

310
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
310
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

223
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
223
Biasing of P-N Junction01:16

Biasing of P-N Junction

466
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
466
Types of Semiconductors01:20

Types of Semiconductors

562
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
562

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

High-efficiency ultra-thin CIGSe solar cells: defect engineering and back-surface field design.

RSC advances·2026
Same author

Hierarchical poly(2-aminothiophenol)/Co-Ni heterostructures with nanoflake-nanoneedle architecture for high-performance supercapacitors.

RSC advances·2026
Same author

Flexible Electrospun PVDF/PAN/Graphene Nanofiber Piezoelectric Sensors for Passive Human Motion Monitoring.

Sensors (Basel, Switzerland)·2026
Same author

Interface-Engineered Copper-Barium Strontium Titanate Composites with Tunable Optical and Dielectric Properties.

Nanomaterials (Basel, Switzerland)·2026
Same author

All-lead-free Cs<sub>2</sub>SnCl<sub>6</sub>/Cu<sub>2</sub>ZnSnS<sub>4</sub>/CuFeO<sub>2</sub> cascade band-aligned multilayer heterostructures for solar-driven hydrogen production from wastewater.

Nanoscale advances·2025
Same author

Cu<sub>2</sub>Sn<sub>1-<i>x</i></sub> Gd <sub><i>x</i></sub> S<sub>3</sub> thin films for photocatalytic degradation of methylene blue.

Nanoscale advances·2025

Related Experiment Video

Updated: Jun 15, 2025

Developing High Performance GaP/Si Heterojunction Solar Cells
10:31

Developing High Performance GaP/Si Heterojunction Solar Cells

Published on: November 16, 2018

7.5K

Gel-Based PVA/SiO2/p-Si Heterojunction for Electronic Device Applications.

Adel Ashery1, Ahmed E H Gaballah2, Gamal M Turky3

  • 1Solid State Physics Department, Physics Research Institute, National Research Centre, 33 El-Bohouth St, Dokki, Giza 12622, Egypt.

Gels (Basel, Switzerland)
|August 28, 2024
PubMed
Summary

This study introduces a novel Au/PVA/SiO2/p-Si/Al heterostructure. The new semiconductor device shows promising dielectric properties for advanced capacitor manufacturing.

Keywords:
I–V and C–V characterizationgel materialsheterojunction diodepolymer oxide semiconductorpolyvinyl alcohol (PVA)

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Fabrication of Flexible Image Sensor Based on Lateral NIPIN Phototransistors
09:59

Fabrication of Flexible Image Sensor Based on Lateral NIPIN Phototransistors

Published on: June 23, 2018

7.8K

Related Experiment Videos

Last Updated: Jun 15, 2025

Developing High Performance GaP/Si Heterojunction Solar Cells
10:31

Developing High Performance GaP/Si Heterojunction Solar Cells

Published on: November 16, 2018

7.5K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Fabrication of Flexible Image Sensor Based on Lateral NIPIN Phototransistors
09:59

Fabrication of Flexible Image Sensor Based on Lateral NIPIN Phototransistors

Published on: June 23, 2018

7.8K

Area of Science:

  • Materials Science
  • Semiconductor Physics
  • Electrical Engineering

Background:

  • Dielectric properties of materials are crucial for electronic device performance.
  • Understanding heterostructures is key to developing advanced semiconductor applications.
  • Polyvinyl alcohol (PVA) and silicon dioxide (SiO2) are widely studied materials in electronics.

Purpose of the Study:

  • To synthesize and characterize a new Au/PVA/SiO2/p-Si/Al heterostructure.
  • To analyze the dielectric behavior (dielectric constant, loss, tangent) of the structure.
  • To investigate the electrical characteristics, including ideality factor and barrier height.

Main Methods:

  • Spin-coating technique for PVA deposition.
  • Thermal oxidation of silicon wafer to form SiO2 layer.
  • Analysis of dielectric properties as a function of frequency, voltage, and temperature.
  • Measurement of electrical parameters like ideality factor and barrier height.

Main Results:

  • The Au/PVA/SiO2/p-Si/Al heterostructure exhibited an increase in dielectric constant (Є') and a decrease in dielectric loss (Є″) and tangent (tanδ).
  • Cole-Cole diagrams were analyzed at various temperatures and voltages.
  • Key electrical parameters such as ideality factor (n), barrier height (Φb), series resistance (Rs), shunt resistance (Rsh), and rectification ratio (RR) were determined.

Conclusions:

  • The novel Au/PVA/SiO2/p-Si/Al heterostructure demonstrates significant potential for the semiconductor industry.
  • The observed dielectric properties make it particularly suitable for capacitor manufacturing.
  • Further research into this heterostructure could lead to innovative electronic components.