Related Experiment Video
Updated: Jun 10, 2025

Voltage Biasing, Cyclic Voltammetry, & Electrical Impedance Spectroscopy for Neural Interfaces
Published on: February 24, 2012
A Reconfigurable, Nonlinear, Low-Power, VCO-Based ADC for Neural Recording Applications
Reza Shokri1,2, Yarallah Koolivand3, Omid Shoaei1
1Biomedical Integrated Systems Lab, University of Tehran, Tehran 1439957131, Iran.
Abstract:
Neural recording systems play a crucial role in comprehending the intricacies of the brain and advancing treatments for neurological disorders. Within these systems, the analog-to-digital converter (ADC) serves as a fundamental component, converting the electrical signals from the brain into digital data that can be further processed and analyzed by computing units. This research introduces a novel nonlinear ADC designed specifically for spike sorting in biomedical applications. Employing MOSFET varactors and voltage-controlled oscillators (VCOs), this ADC exploits the nonlinear capacitance properties of MOSFET varactors, achieving a parabolic quantization function that digitizes the noise with low resolution and the spikes with high resolution, effectively suppressing the background noise present in biomedical signals. This research aims to develop a reconfigurable, nonlinear voltage-controlled oscillator (VCO)-based ADC, specifically designed for implantable neural recording systems used in neuroprosthetics and brain-machine interfaces. The proposed design enhances the signal-to-noise ratio and reduces power consumption, making it more efficient for real-time neural data processing. By improving the performance and energy efficiency of these devices, the research contributes to the development of more reliable medical technologies for monitoring and treating neurological disorders. The quantization step of the ADC spans from 44.8 mV in the low-amplitude range to 1.4 mV in the high-amplitude range. The circuit was designed and simulated utilizing a 180 nm CMOS process; however, no physical prototype has been fabricated at this stage. Post-layout simulations confirm the expected performance. Occupying a silicon area is 0.09 mm2. Operating at a sampling frequency of 16 kS/s and a supply voltage of 1 volt, this ADC consumes 62.4 µW.
More Related Videos
06:55Author Spotlight: Unraveling Neural Communication and Circuit Interactions in Health and Disease
Published on: November 21, 2024
08:44Electrocorticographic Recording of Cerebral Cortex Areas Manipulated Using an Adeno-Associated Virus Targeting Cofilin in Mice
Published on: February 21, 2021