Related Experiment Video
Updated: Jun 9, 2025

10:36
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
11.4K
Flexible p-Type WSe2 Transistors with Alumina Top-Gate Dielectric.
Quỳnh Thị Phùng1,2, Lukas Völkel1, Agata Piacentini1,3
1Chair of Electronic Devices, RWTH Aachen University, 52074 Aachen, Germany.
ACS Applied Materials & Interfaces
|October 25, 2024
Summary
Flexible tungsten diselenide (WSe2) field-effect transistors (FETs) achieve high drain currents using a novel transfer method. This approach is promising for advanced flexible electronics and complementary transistor technology.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Tungsten diselenide (WSe2) field-effect transistors (FETs) offer tunable polarity for complementary circuits and suitability for flexible electronics via material transfer.
- Achieving high performance in flexible WSe2 FETs remains a challenge, particularly concerning drain currents and charge trapping.
Purpose of the Study:
- To demonstrate flexible p-type WSe2 FETs with high absolute drain currents (|ID|).
- To investigate a fabrication approach utilizing WSe2 grown by metal-organic chemical vapor deposition (MOCVD) and a combined transfer method for flexible electronics.
- To analyze charge trapping effects and their impact on device performance.
Main Methods:
- Fabrication of flexible top-gated WSe2 FETs using a combined WSe2 and metal contact transfer technique.
- Growth of WSe2 via metal-organic chemical vapor deposition (MOCVD) on a sapphire substrate.
- Characterization using pulsed and bias stress measurements to analyze charge trapping.
Main Results:
- Demonstrated flexible p-type WSe2 FETs with absolute drain currents (|ID|) up to 7 μA/μm.
- Achieved high ID on/off ratios (approximately 10^5), comparable or superior to exfoliated single-crystal WSe2 devices.
- Observed preservation of high drain currents during pulsing, indicating minimized charge trapping.
Conclusions:
- The developed fabrication approach is advantageous for achieving high drain currents in flexible 2D transistors.
- The method enables high-performance flexible WSe2 FETs, suitable for emerging electronic applications.
- The study highlights the potential of MOCVD-grown WSe2 and transfer techniques for advanced flexible electronics.
Related Concept Videos
Field Effect Transistor
309
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
309
MOSFET
427
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
In an n-MOSFET, the structure includes n-type source and drain...
427
MOSFET: Enhancement Mode
298
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
298
MOSFET: Depletion Mode
325
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
325
Types of Semiconductors
539
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
539
Metal-Semiconductor Junctions
301
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
301

