Related Experiment Video
Updated: Jun 4, 2025
08:12
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
Published on: December 5, 2015
12.3K
Amorphous Carbon Monolayer: A van der Waals Interface for High-Performance Metal Oxide Semiconductor Devices.
Viswanath G Akkili1, Jongchan Yoon2, Kihyun Shin1
1Department of Materials Science and Engineering, Hanbat National University, Daejeon 34158, Republic of Korea.
ACS Nano
|December 31, 2024
Summary
A novel one-atom-thick amorphous carbon monolayer (ACM) serves as an ultrathin interlayer, significantly improving semiconductor device performance. This advancement addresses critical interface challenges in ultrasmall-scale metal-oxide-semiconductor devices.
Area of Science:
- Materials Science
- Semiconductor Physics
- Nanotechnology
Background:
- Ultrasmall-scale semiconductor devices (≤5 nm) are crucial for AI and IoT, but scaling faces challenges with high-k/semiconductor interfaces.
- Existing interlayers (>1 nm) are too thick for ultrasmall devices, hindering further miniaturization.
- Optimizing interface properties and oxide quality is essential for next-generation semiconductor technology.
Purpose of the Study:
- To introduce a one-atom-thick amorphous carbon monolayer (ACM) as an ultrathin interlayer for metal-oxide-semiconductor (MOS) devices.
- To investigate the effectiveness of ACM as a van der Waals interlayer (vIL) in Al2O3/H-Ge MOS capacitors.
- To demonstrate the potential of ACM vIL for enhancing interface properties and oxide quality in ultrasmall-scale devices.
Main Methods:
- Fabrication of Al2O3/H-Ge MOS capacitors utilizing a one-atom-thick amorphous carbon monolayer (ACM) as a van der Waals interlayer (vIL).
- Characterization using high-resolution transmission electron microscopy (HRTEM) and energy dispersive X-ray spectroscopy (EDS) to analyze interface structure.
- Electrical measurements including capacitance-voltage (C-V) analysis to determine interface and slow trap densities and hysteresis.
- Density functional theory (DFT) calculations to investigate the electronic properties and surface passivation effects.
Main Results:
- ACM vIL significantly suppressed interface trap density by ~2 orders of magnitude to 7.21 × 10^10 cm^-2 eV^-1.
- No frequency-dependent flat band shift was observed, indicating improved interface quality.
- Slow trap density decreased by 2 orders of magnitude, and C-V hysteresis width was minimized by >75%.
- HRTEM and EDS confirmed an atomically well-defined Al2O3/H-Ge interface with ACM vIL, stable under high-temperature annealing.
- DFT calculations showed ACM vIL preserves the hydrogen-passivated Ge surface without altering its electronic band structure.
Conclusions:
- The one-atom-thick amorphous carbon monolayer (ACM) effectively functions as a van der Waals interlayer (vIL) in MOS devices.
- ACM vIL dramatically enhances interface properties and oxide quality, crucial for ultrasmall-scale semiconductor applications.
- This atomically thin interlayer technology paves the way for advanced semiconductor devices in AI and IoT.
Related Concept Videos
01:24Metal-Semiconductor Junctions
292
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
292
01:25MOS Capacitor
702
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
702
01:27Biasing of Metal-Semiconductor Junctions
212
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
212