Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

Design Example: Capacitance Multiplier Circuit

Design Example: Capacitance Multiplier Circuit

In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

MOS Capacitor

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

Mathematical relationships between spinal motoneuron properties.

eLife·2022

Same author

Standard intensities of transcranial alternating current stimulation over the motor cortex do not entrain corticospinal inputs to motor neurons.

The Journal of physiology·2022

Same author

Correlation networks of spinal motor neurons that innervate lower limb muscles during a multi-joint isometric task.

The Journal of physiology·2022

Same author

Reducing the Calibration Time in Somatosensory BCI by Using Tactile ERD.

IEEE transactions on neural systems and rehabilitation engineering : a publication of the IEEE Engineering in Medicine and Biology Society·2022

Same author

The control and training of single motor units in isometric tasks are constrained by a common input signal.

eLife·2022

Same author

Motor Unit Discharge Patterns in Response to Focal Tendon Vibration of the Lower Limb in Cats and Humans.

Frontiers in integrative neuroscience·2022

Search research articles

Related Experiment Video

Updated: May 24, 2025

Design and Construction of a Cost Effective Headstage for Simultaneous Neural Stimulation and Recording in the Water Maze

Design and Construction of a Cost Effective Headstage for Simultaneous Neural Stimulation and Recording in the Water Maze

Published on: October 13, 2010

A capacitorless, AC-coupled, monolithic input-stage optimized for multi-channel surface EMG acquisition.

Simos Koutsoftidis, Yacine Belgaid, Guang Yang

Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual International Conference

|March 5, 2025

Summary

A new input stage for surface electromyography (sEMG) was developed using CMOS technology, enabling smaller, wearable sEMG devices for research and clinical use.

More Related Videos

Simultaneous Scalp Electroencephalography EEG, Electromyography EMG, and Whole-body Segmental Inertial Recording for Multi-modal Neural Decoding

Simultaneous Scalp Electroencephalography EEG, Electromyography EMG, and Whole-body Segmental Inertial Recording for Multi-modal Neural Decoding

Published on: July 26, 2013

A Method for Tracking the Time Evolution of Steady-State Evoked Potentials

A Method for Tracking the Time Evolution of Steady-State Evoked Potentials

Published on: May 25, 2019

Related Experiment Videos

Last Updated: May 24, 2025

Design and Construction of a Cost Effective Headstage for Simultaneous Neural Stimulation and Recording in the Water Maze

Design and Construction of a Cost Effective Headstage for Simultaneous Neural Stimulation and Recording in the Water Maze

Published on: October 13, 2010

Simultaneous Scalp Electroencephalography EEG, Electromyography EMG, and Whole-body Segmental Inertial Recording for Multi-modal Neural Decoding

Simultaneous Scalp Electroencephalography EEG, Electromyography EMG, and Whole-body Segmental Inertial Recording for Multi-modal Neural Decoding

Published on: July 26, 2013

A Method for Tracking the Time Evolution of Steady-State Evoked Potentials

A Method for Tracking the Time Evolution of Steady-State Evoked Potentials

Published on: May 25, 2019

Area of Science:

Biomedical Engineering
Integrated Circuit Design

Background:

Multi-channel surface electromyography (sEMG) systems are crucial for neuromuscular analysis.
Current sEMG research setups are often large and desktop-based, limiting portability.

Purpose of the Study:

To design and realize a miniaturized input stage for multi-channel sEMG applications.
To optimize the input stage for reduced chip area and improved performance.

Main Methods:

Utilized 0.35 μm CMOS technology for circuit design.
Incorporated MOS-based pseudo-resistors and MOS-capacitors for AC-coupling to minimize area.
Fabricated and tested 20 channels across five dies.

Main Results:

Successfully designed and realized an optimized input stage for sEMG.
Demonstrated performance and variability across fabricated channels.
Confirmed biological measurements using commercial electrodes.

Conclusions:

The proposed input stage effectively reduces the size of sEMG systems.
This technology can facilitate the development of wearable sEMG products from existing research setups.