Related Experiment Video
Updated: May 16, 2025

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
Published on: March 9, 2019
Implementation of Multiply Accumulate Operation and Convolutional Neural Network Based on Ferroelectric Tunnel
Ziming Cheng1, He Wang1, Zeyu Guan1
1Hefei National Research Center for Physical Sciences at the Microscale, Department of Physics, and CAS Key Laboratory of Strongly-Coupled Quantum Matter Physics, University of Science and Technology of China, Hefei 230026, China.
Abstract:
In the era of big data, traditional Von Neumann computers suffer from inefficiencies in terms of energy consumption and speed associated with data transfer between storage and processing. In-memory computing using ferroelectric tunnel junction (FTJ) memristors offers a potential solution to this challenge. Here, Hf0.5Zr0.5O2-based FTJs on a silicon substrate are fabricated, which demonstrates 32 conductance states (5-bit), low cycle-to-cycle variation (1.6%) and highly linear (nonlinearity <1) conductance manipulation. Based on an FTJ array with multiple FTJ devices, a custom-designed board with a field programmable gate array is utilized to perform accurate multiply accumulate operations and for image processing as various convolution operators. Notably, using FTJ devices as a convolutional layer, the convolutional neural network achieves a high accuracy of 92.5% for handwritten digit recognition, and exhibits orders of magnitude better energy efficiency compared to traditional CPU and GPU implementations. These findings highlight the promising potential of FTJs for realizing in-memory computing at the hardware level.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Field Effect Transistor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...

