Jove
Visualize
Contact Us

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

949
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
949
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

505
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
505
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

475
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
475
MOSFET01:16

MOSFET

574
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
574

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Monolithic Integration of Carbon Nanotube-Based Complementary Field-Effect Transistors with 3D-Stacked Photodiodes for Unified Sensing and Computing.

ACS nano·2026
Same author

Two-Dimensional Semiconductors for Postsilicon Electronics: From Transistors to Integrated Circuits.

ACS nano·2026
Same author

Fermi-level depinning achieved by high-work-function Au<sub>1-x</sub>Se<sub>x</sub> alloy contacts for high-performance p-type WSe<sub>2</sub> transistors.

Nature communications·2026
Same author

Flexible Carbon Nanotube Complementary Metal-Oxide-Semiconductor Integrated Circuits with Ultrastrong Radiation Resistance.

Nano letters·2026
Same author

Confinement-Driven Redox Inversion and Predicted Ferromagnetism in One-Dimensional Sc<sub>3</sub>Cl<sub>8</sub> within Single-Walled Carbon Nanotubes.

Nano letters·2026
Same author

Critical point-based wireless sensors enabling tiny perturbation detection.

Science advances·2026
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: Sep 8, 2025

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

7.8K

Complementary Metal-Oxide-Semiconductor Integrated Circuits Based on Aligned Carbon Nanotubes.

Yingjun Yang1,2, Haijie Chen3, Haozhe Lu4

  • 1Key Laboratory for the Physics and Chemistry of Nanodevices and Center for Carbon-Based Electronics, School of Electronics, Peking University, Beijing 100871, China.

ACS Nano
|June 17, 2025
PubMed
Summary
This summary is machine-generated.

High-performance complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) were fabricated using aligned carbon nanotubes (A-CNTs). This demonstrates the potential of carbon-based electronics for advanced digital applications.

Keywords:
aligned carbon nanotubebasic logic unitscomplementary metal−oxide−semiconductordecodersfield-effect-transistorsring oscillators

More Related Videos

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

9.5K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Related Experiment Videos

Last Updated: Sep 8, 2025

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

7.8K
Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

9.5K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Nanotechnology

Background:

  • Low-dimensional semiconductors are crucial for ultrascaled transistors in sub-1 nm technology nodes.
  • Achieving both high performance and complementary metal-oxide-semiconductor (CMOS) architecture is essential for ultralarge-scale digital integrated circuits (ICs).

Purpose of the Study:

  • To fabricate high-performance, high-yield symmetric CMOS field-effect transistors (FETs) on aligned semiconducting carbon nanotubes (A-CNTs).
  • To demonstrate the feasibility of A-CNT-based CMOS ICs for advanced digital applications.

Main Methods:

  • Fabrication of symmetric CMOS FETs using aligned semiconducting carbon nanotubes (A-CNTs).
  • Integration of A-CNT CMOS FETs into basic functional units (inverter, NAND gate, SRAM cell) and complex circuits (three-bit decoder, ring oscillators).

Main Results:

  • Realization of functional units with rail-to-rail output at a low VDD of 0.1 V.
  • Demonstration of scalable integration with a 70 CNT CMOS FET three-bit decoder.
  • Achieved 1.13 GHz oscillating frequency in 5-stage ring oscillators, indicating an 88 ps stage delay.

Conclusions:

  • The study successfully demonstrates high-performance, scalable CMOS integrated circuits based on aligned carbon nanotubes.
  • These results highlight the significant potential of carbon-based electronics for future digital IC applications in advanced technology nodes.