Related Experiment Video
Updated: Sep 17, 2025

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
Published on: October 23, 2018
Synergistic Approaches to Minimize Device Footprint and Energy Consumption in Vertical-Channel Synapse Transistors
Nayoung Jang1, Young Ha Kwon2, Nak-Jin Seong2
1Department of Materials Science and Engineering, Kyung Hee University, Yongin, Gyeonggi-do 17104, Korea.
Abstract:
In order to address the limitations of conventional von Neumann architectures in terms of deep neural networks, neuromorphic computing has been proposed as a potential solution. In particular, the emulation of synaptic characteristics represents a significant challenge in the field of high-performance, compact, and energy-efficient device design. From this perspective, a highly effective fabrication engineering approach has been employed to demonstrate 40 nm short-channel vertical synapse thin film transistors (VS-TFTs) that utilize HfO2 spacer layers, thereby effectively achieving a compact footprint. A channel length of 40 nm was reliably achieved by employing HfO2 as a spacer material. In addition, the implementation of oxide semiconductor InGaZnO channels and inorganic HfO2 electrolyte-gated insulators (EGIs) has led to the successful attainment of two primary objectives: low off-state currents and stable device characteristics. In this work, devices employing conventional Al2O3 gate insulators were fabricated, to validate the introduction of the HfO2 spacer. These devices exhibited a current drivability of 5.6 μA/μm and an on/off ratio of 4.6 × 108, respectively. The VS-TFTs with inorganic HfO2 EGIs exhibited the successful expression of essential synaptic characteristics, including excitatory/inhibitory postsynaptic currents, paired-pulse facilitation, and long-term plasticity (LTP) through the modulation of the applied pulse conditions. The duration of LTP was defined as 10% of the initial value and was obtained to be 22 s. Linearities were extracted from 50 consecutive potentiation and depression pulses, yielding values of 0.95 and 1.14, respectively. Additionally, the energy consumption measured under specified drain voltage conditions was found to be 1.27 fJ, exhibiting a satisfactory signal-to-noise ratio. This development signifies a substantial advancement for neuromorphic hardware systems.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...

