Related Experiment Video
Updated: Aug 12, 2026

15:47
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
16.4K
Monolithically Integrated GaAs Nanoislands on CMOS-Compatible Si Nanotips Using GS-MBE
Adriana Rodrigues1, Anagha Kamath1, Hannah-Sophie Illner1
1Institut für Physik, Humboldt Universität zu Berlin, Newtonstr. 15, 12489 Berlin, Germany.
Nanomaterials (Basel, Switzerland)
|July 25, 2025
Summary
We demonstrate GaAs nanoheteroepitaxy on silicon nanotips, enabling monolithic integration for advanced optoelectronic devices. Growth conditions influence island size, structure, and twinning, crucial for CMOS-compatible nanophotonics.
Area of Science:
- Materials Science
- Semiconductor Physics
- Nanotechnology
Background:
- Monolithic integration of III-V semiconductors with silicon (Si) is essential for next-generation optoelectronic and photonic devices.
- Current integration methods face challenges in achieving high-quality, defect-free interfaces.
Purpose of the Study:
- To investigate the selective growth of Gallium Arsenide (GaAs) nanoislands on silicon (Si) nanotips using gas-source molecular beam epitaxy (GS-MBE).
- To understand the impact of growth conditions on the morphology, crystalline structure, and defect formation of GaAs nanoislands.
- To explore the potential for CMOS-compatible Si-based nanophotonic technologies.
Main Methods:
- Fabrication of complementary metal oxide semiconductor (CMOS)-compatible Si(001) nanotip wafers.
- Gas-source molecular beam epitaxy (GS-MBE) for GaAs nanoheteroepitaxy (NHE).
- Characterization using scanning electron microscopy (SEM), high-resolution X-ray diffraction (HRXRD), and photoluminescence (PL) spectroscopy.
Main Results:
- Achieved selective growth of fully relaxed GaAs nanoislands on Si nanotips with monomodal size distribution (100-280 nm effective diameter) for lower deposition.
- Observed four distinct facet orientations ({001} planes) in smaller islands.
- Identified a transition to bimodal size distribution and increased twinning volume fraction with higher deposition, alongside the emergence of larger islands with multiple crystallographic facets.
Conclusions:
- Growth conditions significantly influence GaAs nanoisland morphology, crystalline structure, and defect formation during NHE on Si nanotips.
- Twinning is consistently observed, with its prevalence increasing with deposition.
- The findings provide critical insights into nanoheteroepitaxial growth dynamics, paving the way for advanced CMOS-compatible Si-based nanophotonic devices.
Related Concept Videos
MOS Capacitor
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...

