Related Experiment Video
Updated: Sep 10, 2025

Design and Analysis for Fall Detection System Simplification
Published on: April 6, 2020
A novel and optimized design of D-latch and D flip-flop for QCA-based digital systems
Pezhman Kiani Vosta1, Mohammad Gholami2
1Department of Electrical Engineering, Faculty of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran.
Abstract:
Quantum-dot cellular automata (QCA) technology represents a promising approach in quantum electronics and nanoscale digital systems. Nevertheless, QCA-based circuits continue to face challenges related to minimizing cell count, optimizing area efficiency, and reducing delay. This study proposes a novel D-latch with set and reset capabilities, along with a rising-edge-triggered D flip-flop featuring similar functionalities, and a compact 4-bit shift register. The proposed D flip-flop employs 28 cells, occupies an area of 0.02 μm², and achieves a delay of 0.5 clock cycles. Similarly, the D-latch consists of 18 cells, occupies 0.01 μm², and demonstrates comparable delay performance. Relative to previous designs, the proposed D-latch shows a 34.87% reduction in cell count and a 60% decrease in area, while the D flip-flop exhibits improvements of 44.5% and 55.6% in these metrics, respectively. These results suggest enhanced compactness and efficiency compared to selected existing works, supporting the potential for low-power, high-density circuit implementations within QCA technology. All simulations were conducted using QCA Designer version 2.0.3, following established QCA design principles.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Block Diagram Reduction
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
LC Circuits
Clamper Circuit
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...
Design Example
Design Example: Underdamped Parallel RLC Circuit
Starting with a fixed...

