Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

506
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
506
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

331
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
331
Schottky Barrier Diode01:27

Schottky Barrier Diode

487
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
487
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

478
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
478
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

470
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
470
Biasing of FET01:22

Biasing of FET

368
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
368

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Precision RNAi for Fibrodysplasia Ossificans Progressiva: a combinatorial, unimolecular, allele selective approach.

Research square·2026
Same author

Lateral distribution of electrical defect concentration in SA TG coplanar IGZO TFTs extracted via low frequency noise analysis.

Scientific reports·2026
Same author

Nanoplastic exposure induces mitochondrial dysfunction-driven inflammation and senescence in renal tubular epithelial cells.

Free radical biology & medicine·2026
Same author

MHY5456, an FXR Agonist, Ameliorates Hepatic Steatosis and Fibrosis in a Mouse Model of MASLD.

Biomolecules & therapeutics·2026
Same author

Tumor-intrinsic PD-L1 drives lung cancer progression in response to TLR stimulation by promoting autophagy through the TRAF6-BECN1 signaling axis.

Experimental hematology & oncology·2026
Same author

From structural heart lesions to host burden: changing epidemiology and outcomes of native valve infective endocarditis, a nationwide study, 2006-2023.

Open heart·2026

Related Experiment Video

Updated: Sep 10, 2025

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
14:16

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy

Published on: October 23, 2018

7.8K

Strategic defect engineering at the buried interface for metal-halide transistors.

Hyo-Won Jang1, Go-Eun Kim1, Mi-Jeong Kim2

  • 1School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, 06974, Korea. hyuckin@cau.ac.kr.

Materials Horizons
|August 26, 2025
PubMed
Summary
This summary is machine-generated.

We developed a new method to engineer defects in copper iodide (CuI) thin film transistors (TFTs). Optimized hydrogen processing significantly improves TFT performance and stability by controlling copper and iodine vacancies.

More Related Videos

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.3K
In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices
09:26

In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices

Published on: June 26, 2015

8.8K

Related Experiment Videos

Last Updated: Sep 10, 2025

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
14:16

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy

Published on: October 23, 2018

7.8K
Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.3K
In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices
09:26

In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices

Published on: June 26, 2015

8.8K

Area of Science:

  • Materials Science
  • Semiconductor Physics
  • Device Engineering

Background:

  • Copper iodide (CuI) is a promising p-type semiconductor for solution-processed electronics.
  • Defects and vacancy states in CuI critically impact thin film transistor (TFT) performance but are underexplored.
  • Defect engineering is crucial for optimizing CuI-based devices.

Purpose of the Study:

  • To investigate defect engineering strategies for CuI thin film transistors (TFTs).
  • To explore the impact of ambient-dependent processing on CuI defect states.
  • To enhance the performance and stability of solution-processed CuI TFTs.

Main Methods:

  • Synergistic defect engineering of CuI thin films using ambient-dependent processing (O2, vacuum, H2).
  • Electrical, optical, and surficial analyses to characterize defect states (copper and iodine vacancies).
  • Investigation of defect engineering mechanisms at buried CuI channel/metal electrode interfaces.

Main Results:

  • Optimized hydrogen (H2) processing enhances CuI properties by compensating copper vacancies and inducing iodine vacancies.
  • Hydrogen acts as a shallow donor, facilitating defect compensation.
  • Accelerated reduction of copper vacancy defects observed at CuI/nickel interfaces due to hydrogen transfer.

Conclusions:

  • Hydrogen processing is an effective defect modulation technique for CuI TFTs.
  • Optimized defect engineering leads to remarkable performance and long-term stability in CuI TFTs.
  • This work advances defect control strategies for high-performance solution-processed semiconductors.