Related Experiment Video
Updated: Jan 16, 2026

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
Digital Push-Pull Driver Power Supply Topology for Nondestructive Testing
Haohuai Xiong1, Cheng Guo1, Qing Zhao1
1School of Resources and Environment, University of Electronic Science and Technology of China, Chengdu 611731, China.
None:
Push-pull switch-mode power supplies are widely employed due to their high efficiency and power density. However, traditional designs typically depend on multiple auxiliary circuits to achieve functions such as power-up control, voltage regulation, and system protection, resulting in structural complexity and difficulty in debugging. Additionally, dual-power high-voltage amplifier systems often suffer from voltage deviations caused by supply imbalances or load fluctuations, potentially leading to equipment failure and significant economic losses. To overcome these limitations, we propose a novel digital signal-controlled push-pull driver power supply topology in this paper. Specifically, this design utilizes digital pulse-width modulation (PWM) signals to control multi-stage metal-oxide-semiconductor field-effect transistors (MOSFETs), incorporating adjustable duty-cycle drives, multi-channel current sensing, and fault protection mechanisms. Experimental validation was performed on a ±220 V, 20 kHz, 180 W power supply prototype. The results demonstrate excellent performance, notably enhancing stability and reliability in dual-side synchronous power supply scenarios. Thus, this digital-control topology effectively addresses the drawbacks of conventional push-pull designs and offers potential applications in nondestructive testing and high-voltage driving systems.
More Related Videos
09:26In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices
Published on: June 26, 2015
11:33All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
Published on: January 19, 2018
Related Concept Videos
Diode: Forward bias
The behavior of a diode in forward bias...
Diode: Reverse bias
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Fast Decoupled and DC Powerflow
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...