Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

773
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
773
MOSFET01:16

MOSFET

1.1K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.1K
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

810
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
810
Characteristics of MOSFET01:17

Characteristics of MOSFET

909
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
909
MOSFET Amplifiers01:17

MOSFET Amplifiers

476
The MOSFET, when operating in its active region, functions as a voltage-controlled current source. In this region, the gate-to-source voltage controls the drain current. This principle underlies the operation of the transconductance MOSFET amplifier. The output current is directed through a load resistor to convert this amplifier into a voltage amplifier. The output voltage is then obtained by subtracting the voltage drop across the load resistance from the supply voltage. This process results...
476
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

548
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
548

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Large-area two-dimensional MoO<sub>3</sub> as a high-κ dielectric for van der Waals integration.

Nature communications·2026
Same author

Three-Dimensional Portal Vein Geometry Predicts Post-TIPS -Hepatic Encephalopathy and Variceal Rebleeding: A Multicenter Study.

Liver international : official journal of the International Association for the Study of the Liver·2026
Same author

Plantar loading recovery delay after foot posture normalization in children with pronated foot: A two-year longitudinal study.

Gait & posture·2026
Same author

2D transistor goes narrower.

Nature nanotechnology·2026
Same author

Distribution and molecular drivers of the 21-gene recurrence score in early breast cancer with low, intermediate, and high estrogen receptor expression.

Frontiers in immunology·2026
Same author

Enhanced Photodetection of Monocrystalline CsPbBr<sub>3</sub> Photoconductor Enabled by Largely Variable Contact Resistance of Graphene Electrodes.

ACS nano·2026

Related Experiment Video

Updated: Jan 12, 2026

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.6K

Straining Monolayer MoS2 Transistor on a Flat and Rigid SiO2 Substrate.

Jinghui Gao1, Yunxin Li1, Kaixin Niu1

  • 1Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China.

Nano Letters
|November 4, 2025
PubMed
Summary

Researchers developed a novel strain engineering method for two-dimensional (2D) transistors, enabling enhanced performance on standard substrates. This technique significantly boosts carrier mobility in MoS2 transistors without complex fabrication, paving the way for practical 2D electronics.

Keywords:
2D materialsflat substratemobility enhancementstrain engineeringtransfer induced

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.3K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.7K

Related Experiment Videos

Last Updated: Jan 12, 2026

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.3K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.7K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Semiconductor Physics

Background:

  • Strain engineering is crucial for silicon electronics, but its application to two-dimensional (2D) semiconductors is challenging.
  • Existing methods for 2D strain engineering often require flexible or nanocurved substrates, limiting practical use.
  • Developing substrate-independent strain techniques is vital for the industrial adoption of 2D transistors.

Purpose of the Study:

  • To introduce a novel strain engineering approach for 2D transistors that does not rely on specialized substrates.
  • To demonstrate the feasibility of applying strain to 2D transistors on standard, rigid substrates like SiO2.
  • To investigate the direct correlation between applied strain and the electrical properties of 2D transistors.

Main Methods:

  • Developed a new method for applying mechanical strain to 2D transistors without substrate dependence.
  • Fabricated strained 2D transistors on a standard SiO2 substrate.
  • Utilized direct microscopic visualization of channel length changes to quantify strain.
  • Performed in situ electrical measurements on MoS2 transistors under varying strain levels.

Main Results:

  • Successfully realized strained 2D transistors on a standard flat and rigid SiO2 substrate.
  • Enabled direct, visual strain characterization via channel length measurement, bypassing indirect methods.
  • Observed a linear increase in monolayer carrier mobility with applied tensional strain.
  • Achieved a significant carrier mobility enhancement factor of 118% in MoS2 transistors.

Conclusions:

  • The developed strain engineering technique is effective for 2D transistors on conventional substrates.
  • Direct visualization of strain is a viable alternative to indirect characterization methods.
  • Strain engineering offers a powerful pathway to enhance the electrical performance of 2D semiconductors, crucial for future electronic applications.