Related Experiment Video
Updated: Aug 11, 2026

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
Published on: December 5, 2015
Vertically Aligned TiS2 Adhesion Layers via Plasma-Induced Metal Sulfidation and Two-Terminal Device Application
Hyelim Shin1, Jae Woo Kim2, Sujeong Han1
1Department of Semiconductor Convergence Engineering, Sungkyunkwan University, Suwon 16419, South Korea.
None:
The relentless scaling of semiconductor devices demands robust and low-resistance metal-semiconductor contacts, wherein interfacial diffusion and poor adhesion often degrade performance. Herein, we propose a vertically aligned TiS2 layer (VATL) synthesized via a low-temperature H2S plasma treatment as an effective diffusion barrier and adhesion promoter between Ti and metal electrodes. The VATL physically decouples Ti from W, suppressing interfacial alloying and enhancing W grain crystallinity. Cross-sectional transmission electron microscopy analysis confirms a distinct layered TiS2 interface with an increased d-spacing (0.31 nm), while in-depth X-ray photoelectron spectroscopy validates significant suppression of Ti diffusion under optimized plasma conditions. Furthermore, X-ray diffraction analysis reveals enhanced W grain growth enabled by VATL, leading to a dramatic reduction in the contact resistance. Four-point probe measurements show that optimized VATL/W structures exhibit lower sheet resistance compared to conventional Ti/W interfaces from 1510.24 ± 0.92 to 1172.87 ± 3.79 Ω/cm2, and diode devices with VATL contacts demonstrate a 17.93 A/A-fold increase in ON current without introducing hysteresis. Finally, we explore the reliability of the VATL via a long-term stability test and a thermal stability test. Our findings establish a scalable and CMOS-compatible strategy using vertically aligned two-dimensional sulfides to engineer high-performance metal interfaces for next-generation nanoelectronic devices.
More Related Videos
09:20Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
Published on: December 7, 2015
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017