Related Experiment Video
Updated: Jan 8, 2026

Plasmonic Trapping and Release of Nanoparticles in a Monitoring Environment
Published on: April 4, 2017
Band and Field Coengineered Charge Trap Memristor via Au Nanoparticle Layer for Programming Speed Enhancement
Geunyoung Kim1, Jiyul Park2, Woojoon Park3
1Applied Science Research Institute Korea Advanced Institute of Science and Technology (KAIST) Daejeon 34141 Republic of Korea.
Abstract:
Charge trap memristors (CTM) are promising candidates for nonvolatile analog units in crossbar array platforms, offering a pathway to next-generation high-density memory and synaptic arrays, due to their low-current operation and self-rectifying characteristics. However, the charge trapping process is inherently slow, posing a significant challenge to achieving high-speed operation. In this study, a CTM device incorporating a gold nanoparticle (Au NP) layer, referred to as NP-CTM, is proposed. This design improves programming speed by a factor of ≈47.6, while maintaining excellent stability and retention characteristics. These enhancements are attributed to the synergistic effects of enhanced electric fields and an engineered band structure, both achieved through the physical structure and material properties of Au NPs. The findings are validated through multiphysics-based simulations and conduction band model analyses. The improved speed and the resulting reduction in programming energy of the CTM device make it a promising candidate for large-scale applications.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

