Related Experiment Video
Updated: Jan 7, 2026

10:31
Developing High Performance GaP/Si Heterojunction Solar Cells
Published on: November 16, 2018
7.9K
Investigation on the Isolation Approaches for High-Voltage GaN-on-Sapphire Monolithic Power Integrated Circuits
Sheng Li1, Haiwei Zhang1, Yanfeng Ma1
1School of Integrated Circuit, Southeast University, Nanjing 210096, China.
Micromachines
|December 31, 2025
Summary
Gallium Nitride (GaN) on sapphire substrates offer higher voltage ratings for power circuits. Ion implantation effectively isolates devices, but shallow trench isolation further enhances stability by mitigating crosstalk.
Area of Science:
- Materials Science
- Semiconductor Physics
- Electrical Engineering
Background:
- Gallium Nitride (GaN) on insulated sapphire substrates enable higher rated voltages for monolithic power integrated circuits (MPICs) compared to silicon substrates.
- Investigating isolation techniques is crucial for optimizing performance and stability in GaN-on-Sapphire MPICs.
Purpose of the Study:
- To evaluate the effectiveness of isolation approaches in GaN-on-Sapphire MPICs, focusing on substrate bias and crosstalk effects.
- To analyze the impact of ion implantation and shallow trench isolation on device performance and stability.
Main Methods:
- Fabrication of GaN-on-Sapphire MPICs with ion implantation isolation.
- Analysis of substrate bias and crosstalk effects between adjacent high-side and low-side power devices.
- Implementation and evaluation of shallow trench isolation (STI) to mitigate crosstalk.
Main Results:
- Ion implantation effectively suppresses substrate bias and crosstalk between power devices, irrespective of substrate termination.
- Ion implantation isolates adjacent high-voltage and low-voltage devices, though a minor crosstalk (up to 3% degradation) due to capacitive coupling is observed.
- Shallow trench isolation within the implantation region significantly mitigates crosstalk between high-voltage and low-voltage devices.
Conclusions:
- Ion implantation is a viable isolation approach for GaN-on-Sapphire MPICs, reducing parasitic effects.
- Shallow trench isolation is recommended to further enhance the stability of integrated logic circuits and drivers during high-voltage switching.
Keywords:
GaN power devicescrosstalkhalf-bridge circuitisolationmonolithic power integrationsubstrate biasMore Related Videos
Related Concept Videos
Schottky Barrier Diode
903
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
903
Techniques for Isolation of Pure Cultures
1.3K
Microorganisms are routinely cultured in the laboratory using various techniques to isolate, grow, and quantify them for further study. These methods rely on inoculating microorganisms into a suitable growth medium under aseptic conditions to prevent contamination. Depending on the objective, inoculation can involve direct transfer or the use of diluted bacterial suspensions as the inoculum.Streak-Plate Method for IsolationThe streak-plate method is a common technique for obtaining pure...
1.3K
MOSFET: Enhancement Mode
742
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
742
MOSFET: Depletion Mode
791
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
791
MOSFET
1.1K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
In an n-MOSFET, the structure includes n-type source and drain...
1.1K
Metal-Semiconductor Junctions
861
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
861

