Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.4K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.4K
Biasing of FET01:22

Biasing of FET

667
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
667
Capacitor With A Dielectric01:18

Capacitor With A Dielectric

4.8K
Parallel plate capacitors consist of two conducting plates separated by a certain distance. However, it is mechanically difficult to hold the large plates parallel to each other without actual contact. Hence, a dielectric layer is commonly placed between the plates, which provides an easy solution for holding the plates together with a small gap and increases the capacitance of the capacitor.
Dielectrics are non-conducting materials with no free or loosely bound electrons. When a dielectric is...
4.8K
Equivalent Capacitance01:19

Equivalent Capacitance

661
From the study of resistive circuits, it is understood that employing a series-parallel combination serves as an effective strategy for simplifying circuits. Capacitors can be arranged within a circuit in one of two ways: a series configuration or a parallel configuration. The way these capacitors are connected to a battery will influence both the potential drop across each individual capacitor and the size of the charge that each capacitor can store. This is determined by the specific type of...
661
Equivalent Capacitance01:19

Equivalent Capacitance

2.1K
Multiple capacitors can be connected in a circuit in series or parallel configuration. When the capacitor combination is connected to a battery, the potential drop across each capacitor and the magnitude of charge stored in the individual capacitor depends on the type of the connection. The capacitor combination is replaced by a single equivalent capacitor that stores the same amount of charge as the combination for a given potential difference.
The following strategies are adopted to calculate...
2.1K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Long-term remodeling of compliance matched tissue engineered vascular grafts is sex specific.

Acta biomaterialia·2026
Same author

Recent efforts of vapour-phase strategies for EUV resist toward high- and hyper-NA extreme ultraviolet lithography.

Chemical science·2026
Same author

Conformal SiNx Coating on Carbon Nanotubes via Transient UV-Ozone Functionalization and Two-Step Atomic Layer Deposition.

Materials (Basel, Switzerland)·2026
Same author

Pharmacophore-Based QSAR Model of Multi Scaffolds as NAMPT Inhibitors & Scaffold Diversity Analysis.

Molecules (Basel, Switzerland)·2026
Same author

Classification of interfacial water governed by water-polymer interactions in hydrated polymers: A molecular dynamics simulation study of ethylene-based and acrylate polymers.

The Journal of chemical physics·2026
Same author

TiO<sub>2</sub> nanolayer-assisted top-interface engineering for disturbance-free FeFETs: a blueprint for future van der Waals memory.

Nano convergence·2026
Same journal

DNAzyme-Enhanced CRISPR/Cas12a Cascade Enables Isothermal, One-Pot RNA Diagnostics.

ACS applied materials & interfaces·2026
Same journal

Continuous π-Conjugation in β-Ketoenamine Covalent Organic Frameworks Boosts Charge Transfer for Selective Photocatalysis.

ACS applied materials & interfaces·2026
Same journal

Scalable Ionogel-Based Thermochromic Smart Windows: Enhanced Solar Regulation, Weatherability, and Processability.

ACS applied materials & interfaces·2026
Same journal

Metal-Organic Framework Monoliths Derived from Emulsion-Templated Foams for Reactive Filtration.

ACS applied materials & interfaces·2026
Same journal

Binary to Quaternary Rare-Earth Phosphates: Compositional Effects on Thermal Properties and CMAS Corrosion Resistance of Environmental Barrier Coatings.

ACS applied materials & interfaces·2026
Same journal

Suture-Free Piezoelectric Band-Aid Membrane for Complex Peripheral Nerve Defects.

ACS applied materials & interfaces·2026
See all related articles

Related Experiment Video

Updated: Jan 13, 2026

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.6K

Engineering Negative Capacitance in Hf0.5Zr0.5O2 for Low-Power and Reliable Charge Trap Flash Memory.

Yunseok Nam1, Sangho Lee1, Yangjin Jung1

  • 1School of Electrical Engineering, Korea Advanced Institute of Science & Technology, Daejeon 34141, Republic of Korea.

ACS Applied Materials & Interfaces
|January 6, 2026
PubMed
Summary
This summary is machine-generated.

Engineered negative capacitance charge trap flash (NC-CTF) memory uses a Hf0.5Zr0.5O2 layer with an interlayer for improved efficiency. This innovation enables low-voltage operation and enhances reliability for high-density nonvolatile memory applications.

Keywords:
HZOcharge trap flashinterlayerlow powernegative capacitancereliabilitysuperlattice

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K
Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps
11:45

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps

Published on: August 17, 2017

15.2K

Related Experiment Videos

Last Updated: Jan 13, 2026

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.6K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K
Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps
11:45

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps

Published on: August 17, 2017

15.2K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Semiconductor Devices

Background:

  • Charge trap flash (CTF) memory is crucial for high-density nonvolatile memory.
  • High operating voltages in CTF memory cause reliability issues like interference and dielectric breakdown, hindering 3D scaling.

Purpose of the Study:

  • To develop a negative capacitance charge trap flash (NC-CTF) memory with enhanced efficiency and reliability.
  • To enable low-voltage program/erase (PGM/ERS) operations through capacitance boosting.

Main Methods:

  • Engineered a Hf0.5Zr0.5O2 (HZO) layer by incorporating a dielectric interlayer (IL) to strengthen the negative capacitance (NC) effect.
  • Utilized AlN as the IL material and a superlattice deposition process for HZO to enhance ferroelectricity and oxygen vacancy formation.
  • Embedded the engineered NC layer into the blocking oxide (BO) of the CTF device.

Main Results:

  • Achieved remarkable operation efficiency via NC-induced capacitance boosting effect of the engineered HZO layer.
  • Demonstrated low-voltage PGM/ERS operations by modulating HZO domain configuration and enhancing depolarization energy.
  • Improved ferroelectricity at halved HZO thickness and addressed reliability concerns, including cell-to-cell interference and dielectric breakdown.

Conclusions:

  • The engineered NC-CTF memory offers a promising solution for next-generation nonvolatile memory.
  • Synergistic improvements in efficiency and reliability pave the way for practical implementation.
  • Low-voltage operation and enhanced endurance are key benefits for high-density memory scaling.