Related Experiment Video
Updated: Feb 21, 2026

09:43
Transmission of Multiple Signals through an Optical Fiber Using Wavefront Shaping
Published on: March 20, 2017
10.4K
Ultra-compact and broadband arbitrary-to-single-mode power divider-based architecture for flexible on-chip mode
Optics Express
|February 20, 2026
Summary
We developed a new photonic chip architecture using arbitrary-to-single-mode power dividers (ASPDs) for flexible control of light modes. This compact design simplifies multimode signal routing and conversion, paving the way for advanced photonic circuits.
Area of Science:
- Photonics
- Integrated Optics
- Optical Communications
Background:
- Multimode photonic systems require sophisticated mode manipulation for advanced functionalities.
- Existing methods for mode conversion and routing can be complex and bulky.
Purpose of the Study:
- To propose and demonstrate a versatile on-chip architecture for flexible multimode manipulation.
- To leverage arbitrary-to-single-mode power dividers (ASPDs) for simplified mode conversion and routing.
Main Methods:
- Designed ultra-compact ASPDs using subwavelength gratings and intelligent optimization algorithms.
- Configured two cascaded ASPD units in a Mach-Zehnder-interferometer-like structure with standard single-mode components.
- Experimentally validated the architecture for mode conversion and switching.
Main Results:
- Achieved footprints below 9.5 µm for low-order modes (TE0-TE3) with excess losses below 0.35 dB over a 300 nm bandwidth.
- Demonstrated record-wide 500 nm bandwidth (1300-1800 nm) for TE0/TE1 ASPDs with < 0.15 dB excess loss.
- Showcased scalability to higher-order modes (TE4-TE7) with compact footprints and excellent performance.
Conclusions:
- The proposed ASPD-based architecture offers a compact, scalable, and flexible solution for multimode photonic integrated circuits.
- Direct decomposition of higher-order modes simplifies routing and reduces the need for complex multimode elements.
- This platform provides a promising route toward reconfigurable multimode photonic systems.
Related Concept Videos
Voltage Dividers
1.4K
In electrical circuits, resistors can be connected in series, sequentially linked one after the other. In a series configuration, the same current flows through each resistor. Ohm's law is a fundamental principle to understand the behavior of resistors in series. It expresses the voltage across these resistors in terms of the current and resistance.
Kirchhoff's voltage law implies that the sum of the voltages across the resistors in series equals the source voltage. This means that the current...
Kirchhoff's voltage law implies that the sum of the voltages across the resistors in series equals the source voltage. This means that the current...
1.4K
Design Example: Capacitance Multiplier Circuit
1.6K
In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
1.6K
MOSFET: Enhancement Mode
872
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
872
Bus Impedance Matrix
542
Calculating subtransient fault currents for three-phase faults in an N-bus power system involves using the positive-sequence network. When a three-phase short circuit occurs at a specific bus, the analysis uses the superposition method to evaluate two separate circuits.
In the first circuit, all machine voltage sources are short-circuited, leaving only the prefault voltage source at the fault location. The positive-sequence bus impedance matrix can be determined by solving the nodal equations,...
In the first circuit, all machine voltage sources are short-circuited, leaving only the prefault voltage source at the fault location. The positive-sequence bus impedance matrix can be determined by solving the nodal equations,...
542
Maximum Power Transfer
976
Numerous practical applications within engineering disciplines, such as telecommunications, necessitate optimizing power delivery to a connected load. This pursuit, however, entails inherent internal losses, which can either equal or exceed the power supplied to the load. The Thevenin equivalent circuit is helpful in finding the maximum power a linear circuit can deliver to a load. It is assumed in this context that the load resistance can be adjusted.
By substituting the entire circuit with...
By substituting the entire circuit with...
976
MOSFET: Depletion Mode
904
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
904

